

8		7		6		5		4		3		2		1			
X665 MLB DVT												REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE		
												6			2017-08-14		
D	1	1	TABLE OF CONTENTS	DEV_MLB	11/06/2016	61	65	SSD CONN A	AMAN	02/10/2017	121	140	DEV SUPPORT	AMAN	06/16/2017	D	
	2	2	SYSTEM PCB SUMMARY	DEV_MLB	11/06/2016	62	66	SSD CONN B	AMAN	02/10/2017	122	142	PMU DEV SUPPORT	AMAN	06/16/2017		
	3	3	BOM CONFIGURATION	DEV_MLB	11/06/2016	63	67	SPI ROM	DEV_MLB	11/06/2016	123	145	SOC DEV SUPPORT	AMAN	06/16/2017		
	4	4	BOM TABLES			64	68	LIFEBOAT	AMAN	07/25/2017	124	146	DEBUG HEADERS 1	AMAN	06/16/2017		
	5	6	BOM ALTERNATES			65	69	PCH LEVEL SHIFTERS	DEV_MLB	11/06/2016	125	147	DEBUG HEADERS 2	AMAN	06/16/2017		
	6	9	PD PARTS	DEV_MLB	11/06/2016	66	70	PCH CLOCKS, JTAG	AITKEN	03/06/2017	126	148	DEBUG SOC U.FL CONNECTORS	AMAN	06/16/2017		
	7	10	CPU MEMORY CHANNEL 0	DEV_MLB	11/06/2016	67	71	PCH DMI, PM, MISC	AITKEN	03/10/2017	127	150	AUDIO JACK CODEC	JAMES	05/12/2017		
	8	11	CPU MEMORY CHANNEL 1	DEV_MLB	11/06/2016	68	72	PCH PCIE, USB	DEV_MLB	11/06/2016	128	151	AUDIO LEFT SPKR AMP	JAMES	05/12/2017		
	9	12	CPU MEMORY CHANNEL 2	DEV_MLB	11/06/2016	69	73	PCH GPIO	AITKEN	03/10/2017	129	152	AUDIO RIGHT SPKR AMP	JAMES	05/12/2017		
	10	13	CPU MEMORY CHANNEL 3	DEV_MLB	11/06/2016	70	74	PCH POWER, DECOUPLING	AITKEN	03/08/2017	130	153	AUDIO JACK CONNECTOR	JAMES	05/12/2017		
C	11	14	CPU PCIE			71	75	PCH GND, RTC, ME	SUNIL	02/04/2017	131	154	AUDIO MIC CONNECTOR	JAMES	05/12/2017	C	
	12	15	CPU DMI, MISC	DEV_MLB	11/06/2016	72	76	PCH SUPPORT	AITKEN	03/10/2017	132	155	AUDIO MISC 1	JAMES	05/12/2017		
	13	16	CPU SVID, BCLK, JTAG	DEV_MLB	11/07/2016	73	77	XDP	DEV_MLB	11/06/2016	133	156	AUDIO MISC 2	JAMES	05/12/2017		
	14	17	CPU VCCIO, VDDQ, VCCSA	DEV_MLB	11/06/2016	74	78	PMIC BUCKS AND SWS	AMAN	07/24/2017	134	160	WIFI/BT MODULE 1	METE	05/04/2017		
	15	18	CPU VCCIN	DEV_MLB	11/06/2016	75	79	PMIC LDOS	AMAN	07/24/2017	135	161	WIFI/BT MODULE 2	METE	05/04/2017		
	16	19	CPU GND	DEV_MLB	11/06/2016	76	80	PMIC GPIOS & CONTROL	AMAN	07/24/2017	136	162	WIFI/BT MODULE 3	METE	05/04/2017		
	17	20	CPU SUPPORT	DEV_MLB	11/06/2016	77	81	PMIC SUPPORT	AMAN	06/16/2017	137	164	WIFI/BT SUPPORT 1	METE	05/04/2017		
	18	21	DDR4 DIMM CONN CH0	DEV_MLB	11/06/2016	78	82	POWER FETS	DEV_MLB	11/06/2016	138	165	WIFI/BT SUPPORT 2	METE	05/10/2017		
	19	22	DDR4 DIMM CONN CH1	DEV_MLB	11/06/2016	79	83	VR P3V3 G3W, P5V G3S USBC	DEV_MLB	11/06/2016	139	180	POWER INPUT FROM AC/DC 1	AMAN	06/16/2017		
	20	23	DDR4 DIMM CONN CH2	DEV_MLB	11/06/2016	80	84	VR ENET 1V2, 2V1	DEV_MLB	11/06/2016	140	181	POWER INPUT FROM AC/DC 2	AMAN	06/16/2017		
B	21	24	DDR4 DIMM CONN CH3	DEV_MLB	11/06/2016	81	85	VR ENET 0V85	DEV_MLB	11/06/2016	141	182	POWER INPUT FROM AC/DC 3	AMAN	06/22/2017	B	
	22	25	DDR4 CA VREF, VTT	DEV_MLB	11/06/2016	82	86	VR P3V3 G3H, P5V G3S	DEV_MLB	11/06/2016	142	190	POWER SEQUENCING S3	DEV_MLB	11/06/2016		
	23	27	USB-C (T) CONNECTORS	DEV_MLB	11/06/2016	83	87	PSU PRESENCE G3H ENABLE	DEV_MLB	11/06/2016	143	191	POWER SEQUENCING S0 1	DEV_MLB	11/06/2016		
	24	28	USB-C (T) HIGH SPEED 1	DEV_MLB	11/06/2016	84	88	VR 5.75V CPUVR	SUNIL	02/04/2017	144	192	POWER SEQUENCING S0 2	DEV_MLB	11/06/2016		
	25	29	USB-C (T) HIGH SPEED 2	DEV_MLB	11/06/2016	85	90	VR CPU CORE & VCCSA CTRL	SUNIL	02/04/2017	145	197	RESETS	DEV_MLB	11/06/2016		
	26	30	USB-C (T) SUPPORT	DEV_MLB	11/07/2016	86	91	VR CPU CORE PHASES 1-3	SUNIL	02/04/2017	146	200	SENSORS THERMAL 1	BOYLE	03/01/2017		
	27	31	USB-C (T) PORT CONTROLLER A	DEV_MLB	11/07/2016	87	92	VR CPU CORE PHASES 4-5	SUNIL	02/04/2017	147	201	SENSORS THERMAL 2	BOYLE	03/01/2017		
	28	32	USB-C (T) PORT CONTROLLER B	DEV_MLB	11/06/2016	88	94	VR CPU VCCIO	SUNIL	02/04/2017	148	202	SENSORS THERMAL 3	BOYLE	03/01/2017		
	29	33	USB-C (X) CONNECTORS	DEV_MLB	11/06/2016	89	95	VR CPU VCCSA	SUNIL	02/04/2017	149	206	SENSORS POWER HIGHSIDE 1	BOYLE	03/17/2017		
	30	34	USB-C (X) HIGH SPEED 1			90	96	VR CPU VPP & VTT CH 0,1	SUNIL	02/04/2017	150	207	SENSORS POWER HIGHSIDE 2	BOYLE	03/17/2017		
A	31	35	USB-C (X) HIGH SPEED 2			91	97	VR CPU VPP & VTT CH 2,3	SUNIL	02/04/2017	151	208	SENSORS POWER LOWSIDE 1	BOYLE	03/17/2017	A	
	32	36	USB-C (X) SUPPORT			92	98	VR CPU VDDQ CH 0,1	SUNIL	02/04/2017	152	209	SENSORS POWER LOWSIDE 2	BOYLE	03/17/2017		
	33	37	USB-C (X) PORT CONTROLLER A	DEV_MLB	11/06/2016	93	99	VR CPU VDDQ CH 2,3	SUNIL	02/04/2017	153	211	LEDS POR	DEV_MLB	11/06/2016		
	34	38	USB-C (X) PORT CONTROLLER B	DEV_MLB	11/06/2016	94	100	GPU PCIE, STRAPS, JTAG	DEV_MLB	11/06/2016	154	212	LEDS DEBUG 1	AMAN	02/16/2017		
	35	39	SOC GPIO/SEP/USB/DDR/TEST	AMAN	07/25/2017	95	101	GPU PCIE AC CAPS	DEV_MLB	11/06/2016	155	213	LEDS DEBUG 2	AMAN	01/20/2017		
	36	40	SOC AOP/AON/SMC	AMAN	07/25/2017	96	102	GPU DISPLAYPORT	DEV_MLB	11/06/2016	156	215	LEDS SUPPORT	AMAN	01/20/2017		
	37	41	SOC ISP/I2C/UART/SPI/I2S	AMAN	07/24/2017	97	103	GPU GPIOS	DEV_MLB	11/06/2016	157	220	PSU RESISTANCE MEASUREMENT				
	38	42	SOC PCIE	AMAN	07/24/2017	98	104	GPU CLK GEN	DEV_MLB	11/06/2016	158	221	TEST PADS FOR SOC AREA				
	39	43	SOC POWER 1	AMAN	07/24/2017	99	105	GPU MEMORY AND IO PWR	DEV_MLB	11/06/2016	159	230	DFU TEST POINTS	ANDRES	02/13/2017		
	40	44	SOC POWER 2	AMAN	07/24/2017	100	106	GPU CORE PWR	DEV_MLB	11/06/2016	160	233	SVT TEST PROPERTIES	DEV_MLB	11/06/2016		
												161	235	FCT TEST PROPERTIES	DEV_MLB	11/06/2016	
												162	240	ICT NO TEST 1			
												163	241	ICT NO TEST 2			
												164	242	ICT NO TEST 3			
												165	243	ICT NO TEST 4			
												166	244	ICT NO TEST 5			
												167	248	EE NO TEST			
												168	250	DESENSE 1			
												169	251	DESENSE 2			
												170	252	DESENSE 3			
												171	255	EMC			

8		7		6		5		4		3		2		1		
D																D
C																C
B																B
A																A
8		7		6		5		4		3		2		1		

SYNC_MASTER=DEV_MLB															SYNC_DATE=11/06/2016														
PAGE TITLE																													
SYSTEM PCB SUMMARY																													
 Apple Inc.															DRAWING NUMBER					051-01649					SIDE				
															REVISION					6.21.0					D				
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED															BRANCH														
															PAGE					2 OF 255									
															SHEET					2 OF 171									

	DESCRIPTION	SCHEMATIC	BOARD	MCO	PANEL
MLB	POR FORM FACTOR MLB	051-01649	820-00967	056-04348	057-00903
DEV_MLB	ACRYLIC ONLY DEVELOPMENT MLB	951-04366	920-03304	056-04350	N/A
FLEX_PWR_BTN	FOR POR PWR BUTTON	051-02379	821-01249	056-04296	N/A
GS5_REDHEAD	SSD	051-02311	820-00899	056-04271	057-00906
FLEX_CAMERA_IA	CAMERA MODULE FLEX	051-01861	821-00978	056-04578	N/A
FLEX_INTERCONNECT_CAM_MIC	HUB FLEX	051-02325	821-01216	056-04194	N/A
FLEX_CG_MIC_LEFT	FLEX FROM HUB TO LEFT CG MIC	051-02369	821-01245	056-04245	N/A
FLEX_CG_MIC_RIGHT	FLEX FROM HUB TO RIGHT CG MIC	051-02370	821-01216	056-04246	N/A
FAN FLEX LEFT	FLEX FROM L FAN MODULE TO MLB	N/A	N/A	099-09233	N/A
FAN FLEX RIGHT	FLEX FROM R FAN MODULE TO MLB	N/A	N/A	099-09234	N/A

SYNC MASTER=DEV MLB

SYNC DATE=11/06/2016

PAGE TITLE

SYSTEM PCB SUMMARY

 Apple Inc.

DRAWING NUMBER

051-01649

REVISION

6.21.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE

SHEET

2 OF 255

2 OF 171

PROGRAMMABLES

TBT T ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00133	1	1C,SP1 SERIAL FLASH,2MBIT5,3-VT,05008	U2890	CRITICAL	TBT_T_ROM:BLANK
341S00738	1	1C,T29,AA1,VT80,P0 DEV,8665	U2890	CRITICAL	TBT_T_ROM:POC
341S00795	1	1C,T29,AA,V15.4,PROTD 9,8665	U2890	CRITICAL	TBT_T_ROM:P0_V15P4
341S00846	1	1C,T29,AA1-7,V15.10,PROTD1,8665	U2890	CRITICAL	TBT_T_ROM:PIA_V15P10
341S00902	1	1C,T29,AA1-7,V15.10,EVT,8665	U2890	CRITICAL	TBT_T_ROM:EVT_V15P10

TBT X ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00133	1	1C,SP1 SERIAL FLASH,2MBIT5,3-VT,05008	U3490	CRITICAL	TBT_X_ROM:BLANK
341S00738	1	1C,T29,AA1,VT80,P0 DEV,8665	U3490	CRITICAL	TBT_X_ROM:POC
341S00795	1	1C,T29,AA,V15.4,PROTD 9,8665	U3490	CRITICAL	TBT_X_ROM:P0_V15P4
341S00847	1	1C,T29,AA2-8,V15.10,PROTD1,8665	U3490	CRITICAL	TBT_X_ROM:PIA_V15P10
341S00903	1	1C,T29,AA2-8,V15.10,EVT,8665	U3490	CRITICAL	TBT_X_ROM:EVT_V15P10

SD READER ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00024	1	1C,SD1 SERIAL FLASH,2MBIT,3V,8-050W,243F,600	U6230	CRITICAL	SD_ROM:BLANK_WINBOUND
335S00282	1	1C,SD1 SERIAL FLASH,2MBIT,3V,8-050W,243F,600	U6230	CRITICAL	SD_ROM:BLANK_MACRONIX
341S00733	1	1C,ROM,SDCARD CTRL GL327A,V001,POC,8665	U6230	CRITICAL	SD_ROM:POC
341S00783	1	FW,SDCARD CTRL GL327A,V002,POC,8665	U6230	CRITICAL	SD_ROM:P0_V002
341S00897	1	1C,ROM,SDCARD CTL GL3277A,VAP03,EVT,8665	U6230	CRITICAL	SD_ROM:EVT_VAP03

ETHERNET ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00269	1	1C,SP1 SERIAL FLASH,12MBIT,3V,800C8	U6090	CRITICAL	ETHERNET_ROM:BLANK_ADESTO
341S00751	1	1C,ETHERNET,VT80,V000 9,8665	U6090	CRITICAL	ETHERNET_ROM:POC
341S00793	1	1C,ETHERNET,VT80,PROTO 9,8665	U6090	CRITICAL	ETHERNET_ROM:P0
341S00817	1	1C,ETHERNET,V2.7-24,PROTD1,8665	U6090	CRITICAL	ETHERNET_ROM:P1_V2P9P24
341S00864	1	1C,ETHERNET,V2.7-39,M01 NORM01,P10,8665	U6090	CRITICAL	ETHERNET_ROM:P1B_M01_NORM01
341S00901	1	1C,ETHERNET,V2.7-64,M01 NORM01,EVT,8665	U6090	CRITICAL	ETHERNET_ROM:EVT_M01_NORM01

BT SERIAL FLASH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00255	1	1C,SP1 SERIAL FLASH,2MBIT,1.8V,0P98	UG450	CRITICAL	BT_FLASH:BLANK_ADESTO
335S00256	1	1C,SP1 SERIAL FLASH,2MBIT,1.8V,0P98	UG450	CRITICAL	BT_FLASH:BLANK_WINBOUND
341S00726	1	1C,BT,VT80,POC,8665	UG450	CRITICAL	BT_FLASH:POC
341S00844	1	1C,BT,VT80,POC,8665	UG450	CRITICAL	BT_FLASH:PIB
341S00892	1	1C,BT BTFLASH,VT80,EVT,8665	UG450	CRITICAL	BT_FLASH:EVT

WLAN SERIAL EEPROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S00214	1	1C,EEPROM,68K,16K8,14K,1.8V,0P98	UG410	CRITICAL	WLAN_EEPROM:BLANK_ONSEMI
335S00216	1	1C,EEPROM,68K,16K8,14K,1.8V,0P98	UG410	CRITICAL	WLAN_EEPROM:BLANK_ROHM
341S00725	1	1C,EEP1 ROM,VT80,POC,8665	UG410	CRITICAL	WLAN_EEPROM:POC

GPU BOOT ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0399	1	1C,FLASH,SERIAL,EPF,1K 8 3.3V,MLP9,1F	UA920	CRITICAL	GPU_BOOT_ROM:BLANK
341S00729	1	VR006_ROM,V00A10 GPU,V001,POC,8665	UA920	CRITICAL	GPU_BOOT_ROM:POC
341S00792	1	1C,VR006_ROM,V00A10 GPU,V000,P0,8665	UA920	CRITICAL	GPU_BOOT_ROM:P0_V002
341S00863	1	1C,VR006_ROM,V00A10 A0-XLA GPU,P10,8665	UA920	CRITICAL	GPU_BOOT_ROM:PIB_A0_XLA
341S00862	1	1C,VR006_ROM,V00A10 A0-XTA GPU,P10,8665	UA920	CRITICAL	GPU_BOOT_ROM:PIB_A0_XTA
341S00888	1	1C,VR006_ROM,V00A10 XLA GPU,A1,P10,8665	UA920	CRITICAL	GPU_BOOT_ROM:P1C_A1_XLA
341S00887	1	1C,VR006_ROM,V00A10 XTA GPU,A1,P10,8665	UA920	CRITICAL	GPU_BOOT_ROM:P1C_A1_XTA
341S00899	1	1C,VR006_ROM,V00A10 XLA GPU,A1,EVT,8665	UA920	CRITICAL	GPU_BOOT_ROM:EVT_A1_XLA
341S00898	1	1C,VR006_ROM,V00A10 XTA GPU,A1,EVT,8665	UA920	CRITICAL	GPU_BOOT_ROM:EVT_A1_XTA
341S00943	1	1C,VR006_ROM,V00A10 XTA GPU(V15)DVT,8665	UA920	CRITICAL	GPU_BOOT_ROM:DVT_A1_XTA
341S00944	1	1C,VR006_ROM,V00A10 XLA GPU(V15)DVT,8665	UA920	CRITICAL	GPU_BOOT_ROM:DVT_A1_XLA

SILICON

CPU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S00415	1	CPU,SKYW,AM95,10,ESP,2.4,8C,130W,1GA2066	CPU	CRITICAL	CPU_X86:08C_EVT1
337S00360	1	CPU,SKYW,QLRX,10,ES,2.4,10C,140W,1GA2066	CPU	CRITICAL	CPU_X86:10C_EVT1
337S00435	1	CPU,SKYW,QMW7,Q6,8C,3.2,120W,BGA2066	CPU	CRITICAL	CPU_X86:08C_3P2GHZ_QMWZ
337S00434	1	CPU,SKYW,QMW7,Q6,10C,3.0,120W,BGA2066	CPU	CRITICAL	CPU_X86:10C_3P0GHZ_QMW7
337S00453	1	CPU,SKYW,QMH8,Q6,2.3,18C,140W,1GA2066	CPU	CRITICAL	CPU_X86:18C_2P3GHZ_QMH8

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-06198	1	CONN,CPU,SOCKET,R4,1GA2066,SKYLAKE W	U1000	CRITICAL	CPU_SOCKET:POC
511S00004	1	CONN,SOCKET R4 1GA2066	U1000	CRITICAL	CPU_SOCKET:POR_P0

PCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S00359	1	1C,PCB-H,XBL,SSKU02,QL19,ES2,A0	U7000	CRITICAL	PCH:ES2_MAF_QLL9
337S00390	1	1C,PCB-H,XBL,SSKU02,QM36,SAF,ES2,A0	U7000	CRITICAL	PCH:ES2_SAF_QM36
337S00436	1	1C,PCB-H,XBL,SSKU02,QML1,SAF,Q6,BGA885	U7000	CRITICAL	PCH:Q6_SAF_QML1

GPU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-11669	1	VEGA10 SDLE ADAPTER (VDDC)	UA000	CRITICAL	GPU:SDLE_VDDC
998-11670	1	VEGA10 SDLE ADAPTER (VDDCI/MVDD)	UA000	CRITICAL	GPU:SDLE_VDDCI_MVDD
337S00452	1	1C,GPU,AMD,VEGA10,XLA,A1,1F,PS,BGA2013	UA000	CRITICAL	GPU:XLA_08_SEC
337S00451	1	1C,GPU,AMD,VEGA10,XTA,A1,1F,PS,BGA2013	UA000	CRITICAL	GPU:XTA_16_SEC

TBT X,T

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00254	2	1C,TBT,ALPINE RIDGE,SL28H,P0C1,CSP337	U2800,U3400	CRITICAL	TBT_AR:C1

ACE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S00961	4	1C,C03215,ACT,C00,USB PWR SW,SL28H,BGA96	U3100,U3200,U3700,U3800	CRITICAL	ACE:C0

SOC VR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S00268	1	1C,PMU,CALPE,D2249A0,OTF-BG,CSP324	U7800	CRITICAL	PMU:A0_B

SOC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
339S00372	1	POP,SOC,G18MAL7AR+2G 200M,H,B0,CSP1406	U3900	CRITICAL	SOC:B0_2G_MI_SCK

SILICON

SD CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-07938	1	1C,GL3227A,USB3 3.0 TO SD CARD HEADER 4.0	U6200	CRITICAL	SD:POC
338S00312	1	1C,GL3227A,USB3 3.0 TO SD CARD HEADER,QFN48	U6200	CRITICAL	SD:P0_A2

ETHERNET CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
998-08198	1	ETHERNET,10GBASE-T,PCIe,MAC+PHY	U5800	CRITICAL	ENET:A0
998-09963	1	1C,ETHERNET CONTROLLER,AQ107,A0,BGA224	U5800	CRITICAL	ENET:B0
338S00332	1	1C,ETHERNET CONTROLLER,AQ107,A1,BGA224	U5800	CRITICAL	ENET:B1

CPU CORE VR CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S01192	1	1C,PXE1110-PMB001,5+1,CTRL,QFN48	U9000	CRITICAL	VR_CPU_CORE:PM001
353S01239	1	1C,PXE1110-PMB002,5+1,CTRL,QFN48	U9000	CRITICAL	VR_CPU_CORE:PM002
353S01376	1	1C,PXE1110-PMB003,5+1,CTRL,QFN48	U9000	CRITICAL	VR_CPU_CORE:PM003

CPU VCCIO VR CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S01193	1	1C,PXE1110-PMA001,1+0,VCCIO,CTRL,QFN40	U9400	CRITICAL	VR_CPU_VCCIO:PMA001
353S01240	1	1C,PXE1110-PMA002,1+0,VCCIO,CTRL,QFN40	U9400	CRITICAL	VR_CPU_VCCIO:PMA002
353S01377	1	1C,PXE1110-PMA003,1+0,VCCIO,CTRL,QFN40	U9400	CRITICAL	VR_CPU_VCCIO:PMA003

CPU VDDQ 01 VR CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S01194	1	1C,PXE1110-PMB001,1+0,VDDQ_01,CTRL,QFN40	U9800	CRITICAL	VR_CPU_VDDQ01:PMB001
353S01241	1	1C,PXE1110-PMB002,1+0,VDDQ_01,CTRL,QFN40	U9800	CRITICAL	VR_CPU_VDDQ01:PMB002
353S01309	1	1C,PXE1110-PMB003,1+0,VDDQ_01,CTRL,QFN40	U9800	CRITICAL	VR_CPU_VDDQ01:PMB003
353S01378	1	1C,PXE1110-PMB004,1+0,VDDQ_01,CTRL,QFN40	U9800	CRITICAL	VR_CPU_VDDQ01:PMB004

CPU VDDQ 23 VR CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S01195	1	1C,PXE1110-PMC001,1+0,VDDQ_23,CTRL,QFN40	U9900	CRITICAL	VR_CPU_VDDQ23:PMC001
353S01242	1	1C,PXE1110-PMC002,1+0,VDDQ_23,CTRL,QFN40	U9900	CRITICAL	VR_CPU_VDDQ23:PMC002
353S01310	1	1C,PXE1110-PMC003,1+0,VDDQ_23,CTRL,QFN40	U9900	CRITICAL	VR_CPU_VDDQ23:PMC003
353S01379	1	1C,PXE1110-PMC004,1+0,VDDQ_23,CTRL,QFN40	U9900	CRITICAL	VR_CPU_VDDQ23:PMC004

GPU CORE VR CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S00997	1	1C,1R35217-4199,BUCK CTRL,QFN56,7X7MM	UD000	CRITICAL	GPU_VR:P0_V4199
353S01246	1	1C,1R35217-4207,BUCK CTRL,QFN56,7X7MM	UD000	CRITICAL	GPU_VR:P1C_V4207
353S01380	1	1C,1R35217-4210,BUCK CTRL,QFN56,7X7MM	UD000	CRITICAL	GPU_VR:EVT_V4210
353S01469	1	1C,1R35217-3078,BUCK CTRL,QFN56,7X7MM	UD000	CRITICAL	GPU_VR:DVT_V3078

SYNC MASTER=DEV MLB		SYNC DATE=11/06/2016	
PAGE TITLE			
BOM CONFIGURATION			
 Apple Inc.		DRAWING NUMBER	051-01649
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		6.21.0	
		BRANCH	
		PAGE	3 OF 255
		SHEET	3 OF 171

8	7	6	5	4	3	2	1										
COMPONENT ALTERNATES TRACKED IN <RDAR://24198640>																	
SYSTEM EE																	
19780588	19780591	ALT_CNN	ALL	DAVID <RDAR://31128006>	XTAL, 24.000MHZ, 20PPM, 9.5PF, 600MH, 1.6X1.2	377800103	37780057	ALT_CNN	ALL	DAVID <RDAR://31309975>	SUPPR, TRANS, VARISTOR, 6.8V, 100PF, 0402	126-00012	126-0306	ALT_CNN	ALL	LINDA KANAS 02/08/2017 EMAIL	CAP, AL EL, 100UF, 20%, 35V, 0.3A, 6.3X11, BLK
35384376	35383384	ALT_CNN	ALL	J115 <RDAR://3120375>	IC, LMV331, COMP, OPEN COL, 2.7V, 600A, 18CT0	377800104	37780068	ALT_CNN	ALL	DAVID <RDAR://31312281>	SUPPR, TRANS, VARISTOR, 27V, 47PF, 0402	152800740	15281668	ALT_CNN	ALL	LINDA KANAS 02/08/2017 EMAIL	IND, MOD, 33UH, 9.4A TYP, 39MOHM, 17X17X7MM
376800972	376800075	ALT_CNN	ALL	J115 <RDAR://31218436>	MOSFET, N-CH, 30V, 100MA, 13.0OHM, VMT3, HF	371800127	371800096	ALT_CNN	ALL	DAVID <RDAR://31315983>	DIODE, XENER, 3.0V, 5A, 250MH, SOD882-2	13881078	13880810	ALT_CNN	ALL	LINDA KANAS 02/08/2017 EMAIL	CAP, CER, 2.2UF, 10%, 100V, X7R, 1206, SPT, MXTA
107800112	107800006	ALT_CNN	ALL	J115 <RDAR://31218480>	THERMISTOR, WTC, 47K OHM, 14, 4073K, 0603	353800636	35384037	ALT_CNN	ALL	DAVID <RDAR://30826514>	IC, WX30V42, DIFF USB SW, DPDT, QFN10, 0.33MH	124-00003	126-00013	ALT_CNN	ALL	BLC OUTPUT CAPS	CAP, AL-PLY, 180UF, 20, 100V, 105C, 3A, 10X13, BR
311800112	31180437	ALT_CNN	ALL	DAVID <RDAR://31156795>	IC, 74LVC2G126, DUAL, 3-STATE BUFFER, DFN8	311800138	31180436	ALT_CNN	ALL	DAVID <RDAR://31847473>	IC, 74AVC47245, XCVR, 4BIT, DUALSPELY, QFN16	37180748	37180731	ALT_CNN	ALL	BLC INPUT DIODE	DIODE, SCHOTTKY, 30V, 1A, 800-323
353800711	35382073	ALT_CNN	ALL	DAVID <RDAR://31174231>	IC, NC6210, CURRENT SENSE, 200V/V, SCT0-6	378800074	378800072	ALT_CNN	ALL	DAVID <RDAR://31561551>	LED, GREEN, 568NM, 4.3MCD@1MA, 0402	37180782	37180783	ALT_CNN	ALL	BLC OUTPUT DIODE	DIODE, RECT, STPS8H100G, 100V, 8A, T0263
371800089	371800085	ALT_CNN	ALL	DAVID <RDAR://31174773>	DIODE, SCHOTTKY, 40V, 2A, LOW VF, 0603	378800073	378800067	ALT_CNN	ALL	DAVID <RDAR://31561520>	LED, RED, 621NM, 2.5MCD@1MA, 1X0.6X0.25MM	37680845	37681067	ALT_CNN	ALL	BLC POWER FET + 12V POWER FET	MOSFET, P-CH, 30V, 9.4MOHM, 23.7A, 5X6 DFN
37180684	37180495	ALT_CNN	ALL	DAVID <RDAR://31174773>	DIODE, DUAL, SCHOTTKY, 30V, 200MA, SOT-363	31180595	311800155	ALT_CNN	ALL	DAVID <RDAR://31284779>	IX, XCVR, DL-BIT/DL-SUPPLY, 2ST-OUT-QFN-10	37681204	37681106	ALT_CNN	ALL	BLC LED SINK FET	MOSFET, NCH, 100V, 12.5A, 24MOHM, 3X3 DFN
37280186	37280185	ALT_CNN	ALL	DAVID <RDAR://31174982>	XSTR, NPN, 65V, 100MA, 3P, SOT883B	371800046	371800082	ALT_CNN	ALL	DAVID <RDAR://31824781>	DIODE, SCHOTTKY, 30V, 2A, LOW VF, 0603	74080145	74080146	ALT_CNN	ALL	BLC FUSE	FUSE 6A 32V SMD 0603
376800015	37680610	ALT_CNN	ALL	DAVID <RDAR://31195440>	XSTR, FET, DUAL N-CH, 60V, 3.3OHM, SOT-363	155800067	15580581	ALT_CNN	ALL	DAVID <RDAR://31230500>	FERR BD, 240 OHM, 25%, 420MA, 0.31 DCR, 0201	10780359	10780229	ALT_CNN	ALL	BLC MOIST SENSE RES	RES, FILM, 2W, .03 OHM, 1%, 2512, SMD
376800001	37680659	ALT_CNN	ALL	DAVID <RDAR://31196048>	MOSFET, P-CH, 20V, 4.2A, 60MOHM@4.5V, SOT23	31180596	31180593	ALT_CNN	ALL	DAVID <RDAR://32236008>	IC, VOLT-LEVEL TRANS, W/CONFIG GATE, SOT886	37681184	37681183	ALT_CNN	ALL	BLC MOIST FET	MOSFET, NCH, 100V, 30A, 31.5MOHM, 3X3 MLP
376800146	37681061	ALT_CNN	ALL	DAVID <RDAR://31197441>	FET, P-CH, 20V, 0.1A, 3.8MOHM, DFN1006	37780178	377800031	ALT_CNN	ALL	DAVID <RDAR://30715965>	SUPPR, TRANS, BIDIR, 5.5V, 0.2PF, 0201	37681256	37681073	ALT_CNN	ALL	BLC SHORT PROTECTION FETS	XSTR, FET, N-CH, 150V, 1.4A, 425MOHM, S80T-6L
311800116	31180324	ALT_CNN	ALL	DAVID <RDAR://31244248>	IC, 74LVC2G34, DUAL, BUFFER GATE, DFN6	197800129	197800130	ALT_CNN	ALL	DAVID <RDAR://32396224>	OSC, XTAL, 50MHZ, 50PPM, 3.3V, 5032	15580831	15580797	ALT_CNN	ALL	BLC FERRITE BEADS	FLTR, BMT, FERR BD, 600 OHM, 100MHZ, 0603
311800133	311800130	ALT_CNN	ALL	DAVID <RDAR://312073450>	IC, 74AVC1745, XCVR, DL SUPPLY, 1BIT, DFN-6	376800246	37680865	ALT_CNN	ALL	LEWIS <RDAR://31232531>	NFET, 20V, 4A, 0.030OHM, SOT23	13880805	13880834	ALT_CNN	ALL	LINDA KANAS 02/24/2017 EMAIL	CAP, CER, 100F, 10%, 25V, X7R, 1206, SOPT
353801041	353801042	ALT_CNN	ALL	DAVID <RDAR://31207542>	IC, TS3312, V-REF, 1.25V, 0.15%, 5MA, QFN8	197800118	197800120	ALT_CNN	ALL	LEWIS <RDAR://31218471>	XTAL, 24MHZ, 30PPM, 9.5PF, 60 OHM MAX, 1612	N&V					
371800095	37180567	ALT_CNN	ALL	DAVID <RDAR://312038051>	DIODE, SWITCH, 100V, 500MA, SOD323, 2P	155800363	155800367	ALT_CNN	ALL	JOHN <RDAR://32886387>	CHOKE, COMMON MODE, 670OHM, 20%, 400MA, 0805-4	138800077	138800035	ALT_CNN	ALL	AKASH BUILD MATRIX REV 3.0	CAP, X6S, 200F, 20%, 2.5V, BHTL, TY, 0402
372800008	37280173	ALT_CNN	ALL	DAVID <RDAR://31352978>	XSTR, PNP, 50V, 100MA, 100MHV, HFE=200, CST3	155800364	155800367	ALT_CNN	ALL	JOHN <RDAR://32886387>	CHOKE, COMMON MODE, 900OHM, 50%, 300MA, 0805-4	138800169	138800168	ALT_CNN	ALL	AKASH BUILD MATRIX REV 3.0	CAP, X6S, 430F, 20%, 2.5V, NU, 0603
376800224	37681128	ALT_CNN	ALL	DAVID <RDAR://314040125>	NFET, 30V, 590MA, 670MOHM, SOT883B	157800024	157800026	ALT_CNN	ALL	JOHN <RDAR://32886430>	XPMB, LAN, 10G, 1CH, 120UH, 4532-8	138800111	138800036	ALT_CNN	ALL	AKASH BUILD MATRIX REV 3.0	CAP, X6S, 200F, 20%, 2.5V, NU, 0402
311800141	31180653	ALT_CNN	ALL	LEE <RDAR://33054341>	IC, PIGUL85V3, I2C LEVEL TRANSLATOR, DFN-8	197800143	197800142	ALT_CNN	ALL	ALAN <RDAR://31818711>	XTAL, 27MHZ, 10PPM, 12PF, 400OHM, 2520	138800188	138800043	ALT_CNN	ALL	DAVID <RDAR://31632406>	CAP, X6S, 100F, 20%, 6.3V, 0402, NU
138800013	13880772	ALT_CNN	ALL	DAVID <RDAR://312073933>	CAP, CER, 2.2UF, 10V, X6S, 0402	10280880	10280879	ALT_CNN	ALL	DAVID <RDAR://33105310>	RES, 0.010OHM, 1%, 100PPM, 1/2W, 1206, BLK, CTN	WIRELESS					
31180649	31180541	ALT_CNN	ALL	DAVID <RDAR://312035493>	IC, SINGLE, 2-INPUT AND GATE, 5P, SOT553	DC-DC					IND, 0.105UH, 20%, 46A, 0.35MOHM, 6.8X6.8X5MM	339800411	339800404	ALT_CNN	ALL	METE EMAIL ON 05/16/2017	MODULE, WIFI/BT, HARPOON, USI, E87.1, LGA324
13880714	13880713	ALT_CNN	ALL	DAVID <RDAR://312032244>	CAP, CER, 100F, 6.3V, X5R, 7MM, 0402, SAMSUNG	152800573	15281778	ALT_CNN	ALL	SURESH <RDAR://31264018>	IND, 0.105UH, 20%, 46A, 0.35MOHM, 6.7X6.8X5MM	339800425	339800404	ALT_CNN	ALL	METE EMAIL ON 05/16/2017	MODULE, WIFI/BT, HARPOON, M, E87.3, LGA385
15280098	15580137	ALT_CNN	ALL	DAVID <RDAR://312032705>	IND, CHIP EMFILL, 1000OHM, 200MA, 10OHM DCR	152800685	15281778	ALT_CNN	ALL	LEWIS <RDAR://312077597>	IND, 0.105UH, 20%, 46A, 0.35MOHM, 6.7X6.8X5MM	339800427	339800404	ALT_CNN	ALL	METE EMAIL ON 05/16/2017	MODULE, WIFI/BT, HARPOON, USI, E87.3, LGA385
116800007	116800006	ALT_CNN	ALL	DAVID <RDAR://312032830>	RES, MTL FILM, 0 OHM, TIGHT TOL, 3A, 0402	15281684	15281870	ALT_CNN	ALL	SURESH <RDAR://312193171>	IND, PWR, MLD, 2.2UH, 20%, 105MO, 2.0A, 2520	339800426	339800404	ALT_CNN	ALL	METE EMAIL ON 05/16/2017	MODULE, WIFI/BT, HARPOON, M, E87.5, LGA385
31180426	311800007	ALT_CNN	ALL	DAVID <RDAR://312041120>	IC, 74LVC1G07, SMDL BUFFER W/OD OUT, SOT891	152800408	152800329	ALT_CNN	ALL	SURESH <RDAR://312078048>	IND, MLD, 1.5UH, 20%, 13A, 0.145MO, 8.44X8X2.4	339800428	339800404	ALT_CNN	ALL	METE EMAIL ON 05/16/2017	MODULE, WIFI/BT, HARPOON/USI, E87.5, LGA385
107800015	107800011	ALT_CNN	ALL	DAVID <RDAR://312047426>	RES, MTL FILM, 0.00075OHM, 1%, 4-L, 0612												

D

C

B

A

SHIELD FENCE AR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-11526	1	SHIELD FENCE,MLB,AR,X664	SHIELD_FENCE_AR	CRITICAL	

SHIELD CAN RJ45

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-10607	1	SHIELD,CAN,RJ45,X664	SHIELD_CAN_RJ45	CRITICAL	

SHIELD CAN HARPOON

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-10608	1	SHIELD CAN,HARPOON,X664	SHIELD_HPN_CAN	CRITICAL	


SHIELD FENCE HARPOON

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-12956	1	SHIELD,FENCE,WIFI,X664	SHIELD_HPN_FENCE	CRITICAL	

SOLDERED PARTS


AUDIO BOSS

(860-00773)




GS5 SSD STANDOFF

2.35MM HOLE, 5.8MM PAD, WITH BOSS INCLUDED (860-00739)




WIRELESS STRAIN RELIEF STANDOFFS

4.11MM HOLE, 6.00MM PAD, WITH BOSS INCLUDED (860-00713)



MLB STANDOFFS

5.38MM HOLE, 8.5MM PAD, WITH BOSS INCLUDED (860-00708)



BOM_COST_GROUP=MECHANICALS


SYNC MASTER=DEV MLB		SYNC DATE=11/06/2016	
PAGE TITLE			
PD PARTS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.21.0		
	BRANCH		
	PAGE		
	9 OF 255		
	SHEET		
	6 OF 171		

D

C


B

A




SYNC MASTER=DEV_RLB		SYNC DATE=11/06/2016	
PAGE TITLE			
CPU MEMORY CHANNEL 1			
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE D
	REVISION	6.21.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	11 OF 255	
	SHEET	8 OF 171	


BOM_COST_GROUP=CPU & CHIPSET




SYNC MASTER=DEV_MLB		SYNC DATE=11/06/2016		
PAGE TITLE				
CPU MEMORY CHANNEL 3				
 Apple Inc.		DRAWING NUMBER	051-01649	SIZE
		REVISION	6.21.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE		13 OF 255
		SHEET		10 OF 171

BOM_COST_GROUP=CPU & CHIPSET
















SYNC_MASTER=DEV_RLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
CPU VCCIN			
 Apple Inc.		DRAWING NUMBER	051-01649
		REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	
		PAGE	18 OF 255
		SHEET	15 OF 171


BOM_COST_GROUP=CPU & CHIPSET






SYMC MASTER-DEV_MLB	SYMC_DATE=11/06/2016										
PAGE TITLE											
CPU SUPPORT											
 Apple Inc.	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 80%; padding: 5px;">DRAWING NUMBER</td> <td style="width: 20%; padding: 5px;">SIZE</td> </tr> <tr> <td style="text-align: center; padding: 10px; font-size: 24px;">051-01649</td> <td style="text-align: center; padding: 10px; font-size: 24px;">D</td> </tr> <tr> <td colspan="2" style="padding: 5px;">REVISION</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 10px; font-size: 24px;">6.21.0</td> </tr> </table>	DRAWING NUMBER	SIZE	051-01649	D	REVISION		6.21.0			
DRAWING NUMBER	SIZE										
051-01649	D										
REVISION											
6.21.0											
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I 2 NOT TO REPRODUCE OR COPY IT I 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I 4 ALL RIGHTS RESERVED											
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%; padding: 5px;">BRANCH</td> <td style="width: 40%; padding: 5px;"></td> </tr> <tr> <td colspan="2" style="padding: 5px;">PAGE</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 10px; font-size: 24px;">20 OF 255</td> </tr> <tr> <td colspan="2" style="padding: 5px;">SHEET</td> </tr> <tr> <td colspan="2" style="text-align: center; padding: 10px; font-size: 24px;">17 OF 171</td> </tr> </table>		BRANCH		PAGE		20 OF 255		SHEET		17 OF 171	
BRANCH											
PAGE											
20 OF 255											
SHEET											
17 OF 171											

BOM_COST_GROUP=CPU & CHIPSET






STROBE ASSIGNMENTS

		X4		X8	
DQS17_T/TDQS17_T	51	MEM_1_DQS_P<17>	8 162	ECC07-04	
DQS17_C/TDQS17_C	52	MEM_1_DQS_N<17>	8 162		
DQS16_T/TDQS16_T	132	MEM_1_DQS_P<16>	8 162	DQ63-60	
DQS16_C/TDQS16_C	133	MEM_1_DQS_N<16>	8 162		
DQS15_T/TDQS15_T	121	MEM_1_DQS_P<15>	8 162	DQ55-52	
DQS15_C/TDQS15_C	122	MEM_1_DQS_N<15>	8 162		
DQS14_T/TDQS14_T	110	MEM_1_DQS_P<14>	8 162	DQ47-44	
DQS14_C/TDQS14_C	111	MEM_1_DQS_N<14>	8 162		
DQS13_T/TDQ13_T	99	MEM_1_DQS_P<13>	8 162	DQ39-36	
DQS13_C/TDQS13_C	100	MEM_1_DQS_N<13>	8 162		
DQS12_T/TDQS12_T	40	MEM_1_DQS_P<12>	8 162	DQ31-28	
DQS12_C/TDQS12_C	41	MEM_1_DQS_N<12>	8 162		
DQS11_T/TDQS11_T	29	MEM_1_DQS_P<11>	8 162	DQ23-20	
DQS11_C/TDQS11_C	30	MEM_1_DQS_N<11>	8 162		
DQS10_T/TDQS10_T	18	MEM_1_DQS_P<10>	8 162	DQ15-12	
DQS10_C/TDQS10_C	19	MEM_1_DQS_N<10>	8 162		
DQS9_T/TDQS9_T	7	MEM_1_DQS_P<9>	8 162	DQ07-04	
DQS9_C/TDQS9_C	8	MEM_1_DQS_N<9>	8 162		
DQS8_T	197	MEM_1_DQS_P<8>	8 162	ECC03-00	ECC
DQS8_C	196	MEM_1_DQS_N<8>	8 162		
DQS7_T	278	MEM_1_DQS_P<7>	8 162	DQ59-56	DQ63-56
DQS7_C	277	MEM_1_DQS_N<7>	8 162		
DQS6_T	267	MEM_1_DQS_P<6>	8 162	DQ51-48	DQ55-48
DQS6_C	266	MEM_1_DQS_N<6>	8 162		
DQS5_T	256	MEM_1_DQS_P<5>	8 162	DQ43-40	DQ47-40
DQS5_C	255	MEM_1_DQS_N<5>	8 162		
DQS4_T	245	MEM_1_DQS_P<4>	8 162	DQ35-32	DQ39-32
DQS4_C	244	MEM_1_DQS_N<4>	8 162		
DQS3_T	186	MEM_1_DQS_P<3>	8 162	DQ27-24	DQ31-24
DQS3_C	185	MEM_1_DQS_N<3>	8 162		
DQS2_T	175	MEM_1_DQS_P<2>	8 162	DQ19-16	DQ23-16
DQS2_C	174	MEM_1_DQS_N<2>	8 162		
DQS1_T	164	MEM_1_DQS_P<1>	8 162	DQ11-08	DQ15-08
DQS1_C	163	MEM_1_DQS_N<1>	8 162		
DQS0_T	153	MEM_1_DQS_P<0>	8 162	DQ03-00	DQ07-00
DQS0_C	152	MEM_1_DQS_N<0>	8 162		

EVENT* IS AN OPEN DRAIN OUTPUT
REQUIRES PULL UP TO VDDSPD
TEMP SENSE OUTPUT
FLAGS CRITICAL TEMP EVENTS

SYNC MASTER=DEV RLB		SYNC DATE=11/06/2016	
PAGE TITLE			
DDR4 DIMM CONN CH1			
	DRAWING NUMBER		SIZE
	051-01649		D
	REVISION		6.21.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	22 OF 255
		SHEET	19 OF 171

BOM_COST_GROUP=DRAM





STROBE ASSIGNMENTS

		X4	X8
DQS17_T/TDQS17_T	51	MEM_2_DQS_P<17>	ECC07-04
DQS17_C/TDQS17_C	52	MEM_2_DQS_N<17>	
DQS16_T/TDQS16_T	132	MEM_2_DQS_P<16>	DQ63-60
DQS16_C/TDQS16_C	133	MEM_2_DQS_N<16>	
DQS15_T/TDQS15_T	121	MEM_2_DQS_P<15>	DQ55-52
DQS15_C/TDQS15_C	122	MEM_2_DQS_N<15>	
DQS14_T/TDQS14_T	110	MEM_2_DQS_P<14>	DQ47-44
DQS14_C/TDQS14_C	111	MEM_2_DQS_N<14>	
DQS13_T/TDQ13_T	99	MEM_2_DQS_P<13>	DQ39-36
DQS13_C/TDQS13_C	100	MEM_2_DQS_N<13>	
DQS12_T/TDQS12_T	40	MEM_2_DQS_P<12>	DQ31-28
DQS12_C/TDQS12_C	41	MEM_2_DQS_N<12>	
DQS11_T/TDQS11_T	29	MEM_2_DQS_P<11>	DQ23-20
DQS11_C/TDQS11_C	30	MEM_2_DQS_N<11>	
DQS10_T/TDQS10_T	18	MEM_2_DQS_P<10>	DQ15-12
DQS10_C/TDQS10_C	19	MEM_2_DQS_N<10>	
DQS9_T/TDQS9_T	7	MEM_2_DQS_P<9>	DQ07-04
DQS9_C/TDQS9_C	8	MEM_2_DQS_N<9>	
DQS8_T	197	MEM_2_DQS_P<8>	ECC03-00
DQS8_C	196	MEM_2_DQS_N<8>	
DQS7_T	278	MEM_2_DQS_P<7>	DQ59-56
DQS7_C	277	MEM_2_DQS_N<7>	
DQS6_T	267	MEM_2_DQS_P<6>	DQ51-48
DQS6_C	266	MEM_2_DQS_N<6>	
DQS5_T	256	MEM_2_DQS_P<5>	DQ43-40
DQS5_C	255	MEM_2_DQS_N<5>	
DQS4_T	245	MEM_2_DQS_P<4>	DQ35-32
DQS4_C	244	MEM_2_DQS_N<4>	
DQS3_T	186	MEM_2_DQS_P<3>	DQ27-24
DQS3_C	185	MEM_2_DQS_N<3>	
DQS2_T	175	MEM_2_DQS_P<2>	DQ19-16
DQS2_C	174	MEM_2_DQS_N<2>	
DQS1_T	164	MEM_2_DQS_P<1>	DQ11-08
DQS1_C	163	MEM_2_DQS_N<1>	
DQS0_T	153	MEM_2_DQS_P<0>	DQ03-00
DQS0_C	152	MEM_2_DQS_N<0>	

EVENT* IS AN OPEN DRAIN OUTPUT
REQUIRES PULL UP TO VDDSPD
TEMP CRITICAL TEMP EVENTS
TEMP CRITICAL TEMP EVENTS

SYNC MASTER=DEV RLB		SYNC DATE=11/06/2016	
PAGE TITLE			
DDR4 DIMM CONN CH2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
	REVISION		
	6.21.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		23 OF 255	
SHEET		20 OF 171	





J137 SUPPORTS 5V @ 3A
J137 HAS A QUAD-PACK USB-C CONNECTOR

D

D

C

C

B

B

A

A

8

7

6


5

4

3


2


1




BOM_COST_GROUP=USB-C

SYNC MASTER-DEV KLB		SYNC DATE=11/06/2016	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	051-01649
		REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 255
		SHEET	23 OF 171







SYNC MASTER=DEV_MLB		SYNC DATE=11/06/2016	
PAGE TITLE			
USB-C (T) HIGH SPEED 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
REVISION		6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 255	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 171	
IV ALL RIGHTS RESERVED			



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



J137 SUPPORTS 5V @ 3A
J137 HAS A QUAD-PACK USB-C CONNECTOR

D

D

C


C

B

B


A


A



BOM_COST_GROUP=USB-C

SYNC MASTER=DEV MLB		SYNC DATE=11/06/2016	
PAGE TITLE			
USB-C (X) CONNECTORS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.21.0		
	BRANCH		
	PAGE		
	33 OF 255		
	SHEET		
	29 OF 171		





X PRIMARY ACE USB-C PORT CONTROLLER (UPC)

J137 USBC SUPPORTS 5V @ 3A
PP12V IS FOR PROGRAMMING ACE ONLY

D

C

B


A

D

C


B

A





SYNC_MASTER=DEV_MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
USB-C (X) PORT CONTROLLER A			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
	REVISION		
	6.21.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		37 OF 255	
SHEET		33 OF 171	

X SECONDARY ACE USB-C PORT CONTROLLER (UPC)




Note 1) IPU represents SW configured state, not HW default
Note 2) Internal and external pulls are preliminary assumptions. To be verified.







PAGE TITLE		
SOC AOP/AON/SMC		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED	BRANCH	
	PAGE	40 OF 255
	SHEET	36 OF 171




PAGE TITLE		
SOC PCIE		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	42 OF 255
	SHEET	38 OF 171




PAGE TITLE			
SOC POWER 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
	REVISION		
		6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		PAGE	
		43 OF 255	
		SHEET	
		39 OF 171	

Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3




Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3



BOM_COST_GROUP=SOC

PAGE TITLE			SOC POWER 3	
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
	BRANCH			
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				
PAGE		45 OF 255		
SHEET		41 OF 171		




SMC ADC Assignments

Desktop Assignments





GPU_AUX	ADC0
GPU_CORE	ADC1
12V_VSNS	ADC2
12V_ISNS	ADC3
Same	ADC4-7

PCIe Up R2D AC Caps

(All Caps)




GPIO Source Termination




SMC I2C "3" LEVEL SHIFTING


NOTE: LEVEL SHIFTER CONNECTIONS NEED TO BE FIXED PENDING ON-SEMI'S REPLY
Added options to connect PCH to BLC



DMIC Secure Disable



FTCAM Secure Disable



SOC PROJECT SUPPORT 1



Apple Inc.

DRAWING NUMBER

051-01649

SIZE

D

REVISION

6.21.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH

PAGE

48 OF 255

SHEET

44 OF 171

BOM_COST_GROUP=SOC

PLATFORM THERMTRIP SUPPORT

INTENTION IS PMU GETS CPU/GPU THERMTRIP SO THAT IN THE CASE SMC HAS ISSUES, CALPE CAN STILL BRING DOWN THE SYSTEM GRACEFULLY
CALPE HAS AN INTERNAL DEBOUNCE, SMC DOESN'T, SO SMC VERSIONS OF THERMTRIP ARE MASKED
PCH GETS A COMBINED CPU/GPU THERMTRIP. SO IF EITHER ASSERTS, PCH SHOULD BRING DOWN THE SYSTEM GRACEFULLY

GFX

GFX_SMC_CTF_R
(3.3V PUSH-PULL)
(GPU CTF - CRITICAL TEMP FAULT)

GPU_THRMTRIP

PMU

TO PMIC RESET IN5
PROGRAMMABLE 2MS OR 10MS DEBOUNCE
3V2, 200K IPD, CAN TAKE 1V8 TOO

SMC

1V8
ROM GPIO[3]
IPD

CPU

CPU_THERMTRIP_SKL_L
(OPEN COLLECTOR)
(PDG RECOMMENDS PULL TO VCCIO)

GPU_SMC_THRMTRIP

PCH

CPU VCCIO
PCH THERMTRIP* PIN AH4

CPU_THERMTRIP_L

PMU

TO PMIC RESET IN4
PROGRAMMABLE 2MS OR 10MS DEBOUNCE
BUCK8 1V0
NO IPU OR IPD

SMC

1V8
IPU TO AON DOMAIN (SLPS2R DOMAIN)

PAGE TITLE		
PLATFORM THERMTRIP SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	49 OF 255
	SHEET	45 OF 171

BOM_COST_GROUP=PLATFORM POWER

D

C

B

A


D

C


B

A


PCH SML 0



PCH SMBUS









LEVEL SHIFTER CONNECTIONS NEED TO BE FIXED PENDING ON-SEMI'S REPLY



PAGE TITLE		
I2C PCH		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	50 OF 255
	SHEET	46 OF 171

BOM_COST_GROUP=CPU & CHIPSET



PAGE TITLE			I2C SOC 1	
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY:	BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE	51 OF 255		
	SHEET	47 OF 171		

D

D

C







C

B

B

A

A



BOM_COST_GROUP=SOC

PAGE TITLE		
I2C SOC 2		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	52 OF 255
	SHEET	48 OF 171

D

C

B


A

D

C

B

A



BOM_COST_GROUP=SOC

PAGE TITLE			SYNC_MASTER=DEV MLB			SYNC_DATE=11/06/2016		
IO EXPANDER			DRAWING NUMBER			051-01649		
Apple Inc.			REVISION			6.21.0		
			BRANCH			53 OF 255		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE			49 OF 171		
			SHEET					



CAMERA/ALS/DMIC CONNECTOR

ALS I2C = SOC I2C3
2.2K PU TO I1V8_S0

CAM MIPI = SOC MIPI0C

CAM I2C = SOC ISP_I2C0
2.2K PU TO I1V8_S0

DMIC = SOC AOP
I1V8 G3S



PP5V0 165 MA MAX MODULE = IA CAMERA FLEX
8 MA STANDBY IMAGE SENSOR = CONCORD


PP1V8 10 MA MAX
10 MA STANDBY

MIPI CLK: 766-798 MHZ
MIPI DATA: 1.53-1.59 GBPS
1928 X 1170 RESOLUTION

LAST UPDATE: 2017 MAR 10

CAMERA/ALS/DMIC CONNECTOR		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED	DRAWING NUMBER 051-01649	SIZE D
	REVISION 6.21.0	BRANCH
PAGE 55 OF 255	SHEET 51 OF 171	

BOM_COST_GROUP=CAMERA



U5550 GATES DMIC DATA0, FOR SECURE DMIC FUNCTION
FROM INODES INC. 07/24/17 EMAIL: WITH BOTH VCC/GND AT 0V
AND VOLTAGE ON INPUT F13, 59.99999% OF CURRENT FLOWS TO GND
NO LOADING OR IMPACT ON CONNECTED CIRCUITS TO F13

I2C PULL-UPS WHEN MODULE SIDE I2C ISN'T CONNECTED

PP1V8 G3S

D

C

B


A

D

C


B

A





BOM_COST_GROUP=USB-A

SYNC MASTER=ANDRES			SYNC DATE=02/13/2017		
PAGE TITLE					
 Apple Inc.			DRAWING NUMBER	051-01649	SIZE
			REVISION	6.21.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	56 OF 255	
			SHEET	52 OF 171	




SYNC_MASTER=DEV MLB			SYNC_DATE=11/06/2016		
PAGE TITLE			USB-A EXTERNAL USB PORTS C & D		
			DRAWING NUMBER	051-01649	SIZE
			REVISION	6.21.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	57 OF 255	
			SHEET	53 OF 171	





SYNC MASTER=BOYLE		SYNC DATE=03/01/2017	
PAGE TITLE			
ETHERNET CONTROLLER 2			
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE D
	REVISION	6.21.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	59 OF 255	
	SHEET	55 OF 171	

BOM_COST_GROUP=ETHERNET



3.3V SD CARD LOAD SWITCH

NOTE:

HOST PROVIDES DVDD33 AND AVDD33
GL3227 GENERATES 1.2V USING INTERNAL
LDO OR DCDC. DCDC IS ENABLED IN FW

FOR UHS-I: 3.3V @ 900MA

FOR UHS-II: 3.3V @ 700MA

1.2V SVR OPERATES @ 1.6 MHZ

GL3227 PROVIDES POWER TO SD CARD

FOR UHS-I: SD_V33 @ 800MA

FOR UHS-II: SD_V33 @ 400MA
SD_V18 @ 200MA MAX

NOTE:

UHS-2 DIFF PAIRS 100 OHM
400 MV PEAK TO PEAK
UP TO 1.56 GBIT/S

UHS-2 DIFF CLK UP TO 52 MHZ

USH-1 SE SIGNALS 50-OHM

SD_CLK MAX FREQ IS 208 MHZ
AT SDR104 MODE

LED IS ON WHEN POWER ON
BLINKING DURING R/W OPERATIONS

SD CONTROLLER UHS-II

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-01649
REVISION 6.2.1.0
BRANCH
PAGE 62 OF 255
SHEET 58 OF 171

SD_CONTROLLER_UHS-II

U6250

U6200

U6230

U6220

U6210

U6201

U6202

U6203

U6204

U6205

U6206

U6207

U6208

U6209

U6211

U6212

U6213

U6214

U6215

U6216

U6217

U6218

U6219

U6221

U6222

U6223

U6224

U6225

U6226

U6227

U6228

U6229

U6231

U6232

U6233

U6234

U6235

U6236

U6237

U6238

U6239

U6240

U6241

U6242

U6243

U6244

U6245

U6246

U6247

U6248

U6249

U6250

U6251

U6252

U6253

U6254

U6255

U6256

U6257

U6258

U6259

U6260

U6261

U6262

U6263

U6264

U6265

U6266

U6267

U6268

U6269

U6270

U6271

U6272

U6273

U6274

U6275

U6276

U6277

U6278

U6279

U6280

U6281

U6282

U6283

U6284

U6285

U6286

U6287

U6288

U6289

U6290

U6291

U6292

U6293

U6294

U6295

U6296

U6297

U6298

U6299

U6300

U6301

U6302

U6303

U6304

U6305

U6306

U6307

U6308

U6309

U6310

U6311

U6312

U6313

U6314

U6315

U6316

U6317

U6318

U6319

U6320

U6321

U6322

U6323

U6324

U6325

U6326

U6327

U6328

U6329

U6330

U6331

U6332

U6333

U6334

U6335

U6336

U6337

U6338

U6339

U6340

U6341

U6342

U6343

U6344

U6345

U6346

U6347

U6348

U6349

U6350

U6351

U6352

U6353

U6354

U6355

U6356

U6357

U6358

U6359

U6360

U6361

U6362

U6363

U6364

U6365

U6366

U6367

U6368

U6369

U6370

U6371

U6372

U6373

U6374

U6375

U6376

U6377

U6378

U6379

U6380

U6381

U6382

U6383

U6384

U6385

U6386

U6387

U6388

U6389

U6390

U6391

U6392

U6393

U6394

U6395

U6396

U6397

U6398

U6399

U6400

U6401

U6402

U6403

U6404

U6405

U6406

U6407

U6408

U6409

U6410

U6411

U6412

U6413

U6414

U6415

U6416

U6417

U6418

U6419

U6420

U6421

U6422

U6423

U6424

U6425

U6426

U6427

U6428

U6429

U6430

U6431

U6432

U6433

U6434

U6435

U6436

U6437

U6438

U6439

U6440

U6441

U6442

U6443

U6444

U6445

U6446

U6447

U6448

U6449

U6450

U6451

U6452

U6453

U6454

U6455

U6456

U6457

U6458

U6459

U6460

U6461

U6462

U6463

U6464

U6465

U6466

U6467

U6468

U6469

U6470

U6471

U6472

U6473

U6474

U6475

U6476

U6477

U6478

U6479

U6480

U6481

U6482

U6483

U6484

U6485

U6486

U6487

U6488

U6489

U6490

U6491

U6492

U6493

U6494

U6495

U6496

U6497

U6498

U6499

U6500

U6501

U6502

U6503

U6504

U6505

U6506

U6507

U6508

U6509

U6510

U6511

U6512

U6513

U6514

U6515

U6516

U6517

U6518

U6519

U6520

U6521

U6522

U6523

U6524

U6525

U6526

U6527

U6528

U6529

U6530

U6531

U6532

U6533

U6534

U6535

U6536

U6537

U6538

U6539

U6540

U6541

U6542

U6543

U6544

U6545

U6546

U6547

U6548

U6549

U6550

U6551

U6552

U6553

U6554

[illegible]

3.3V SD CARD LOAD SWITCH

NOTE:

HOST PROVIDES DVDD33 AND AVDD33
GL3227 GENERATES 1.2V USING INTERNAL
LDO OR DCDC. DCDC IS ENABLED IN FW

FOR UHS-I: 3.3V @ 900MA

FOR UHS-II: 3.3V @ 700MA

1.2V SVR OPERATES @ 1.6 MHZ

GL3227 PROVIDES POWER TO SD CARD

FOR UHS-I: SD_V33 @ 800MA

FOR UHS-II: SD_V33 @ 400MA
SD_V18 @ 200MA MAX

NOTE:

UHS-2 DIFF PAIRS 100 OHM
400 MV PEAK TO PEAK
UP TO 1.56 GBIT/S

UHS-2 DIFF CLK UP TO 52 MHZ

USH-1 SE SIGNALS 50-OHM

SD_CLK MAX FREQ IS 208 MHZ
AT SDR104 MODE

LED IS ON WHEN POWER ON
BLINKING DURING R/W OPERATIONS

SD CONTROLLER UHS-II

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-01649
REVISION 6.2.1.0
BRANCH
PAGE 62 OF 255
SHEET 58 OF 171

SD_CONTROLLER_UHS-II


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-01649
REVISION 6.2.1.0
BRANCH
PAGE 62 OF 255
SHEET 58 OF 171



3.3V SD CARD LOAD SWITCH

U6250 EDP: 1.05A
Part: SLG5AP1438V
Type: Load Switch
R(on): 15 mOhm Typ, 17 mOhm Max
Current: 2.5A

NOTE:
HOST PROVIDES DVDD33 AND AVDD33
GL3227 GENERATES 1.2V USING INTERNAL LDO OR DCDC. DCDC IS ENABLED IN FW
FOR USH-I: 3.3V @ 900MA
FOR USH-II: 3.3V @ 700MA
1.2V SVR OPERATES @ 1.6 MHZ
GL3227 PROVIDES POWER TO SD CARD
FOR UHS-I: SD_V33 @ 800MA
FOR UHS-II: SD_V33 @ 400MA
SD_V18 @ 200MA MAX

COMPONENT SPECIFICATIONS:
C6262: 1.0UF, 20%, 6.3V X5R, 0201-1
C6260: 1.0UF, 20%, 6.3V X5R, 0201-1
C6261: 4700PF, 10%, 10V, 201
L6270: FERR-600-OHM-0.5A
L6290: FERR-600-OHM-0.5A
L6291: FERR-600-OHM-0.5A
L6280: 2.2UH-20%-0.087OHM-3.2A
C6270: 2.2UF, 20%, 6.3V X5R-CERM, 0201-2
C6271: 0.1UF, 10%, 25V X6S-CERM, 0201
C6272: 0.1UF, 10%, 25V X6S-CERM, 0201
C6273: 1UF, 20%, 6.3V CER-X5R, 0201
C6274: 4.7UF, 20%, 6.3V CER-X5R, 0402
C6275: 10UF, 20%, 6.3V X6S-CERM, 0402
C6276: 0.1UF, 10%, 25V X6S-CERM, 0201
C6277: 0.1UF, 10%, 25V X6S-CERM, 0201
C6278: 1UF, 20%, 6.3V CER-X5R, 0201
C6279: 4.7UF, 20%, 6.3V CER-X5R, 0402
C6280: 2.2UF, 20%, 6.3V X5R-CERM, 0201-2
C6281: 2.2UF, 20%, 6.3V X5R-CERM, 0201-2
C6282: 0.1UF, 10%, 25V X6S-CERM, 0201
C6283: 1UF, 20%, 6.3V CER-X5R, 0201
C6284: 2.2UF, 20%, 6.3V X5R-CERM, 0201-2
C6285: 1UF, 20%, 6.3V CER-X5R, 0201
C6287: 10UF, 20%, 6.3V X6S-CERM, 0402
C6290: 2.2UF, 20%, 6.3V X5R-CERM, 0201-2
C6291: 4.7UF, 20%, 6.3V CER-X5R, 0402
R6290: 5%, 1/20W MF, 0201
R6211: NOSTUFF, 5%, 1/20W MF, 201
R6210: 5%, 1/20W MF, 201
R6231: 10K, 5%, 1/20W MF, 201
R6230: 10K, 5%, 1/20W MF, 201
R6232: 15, 5%, 1/20W MF, 201
R6233: 15, 5%, 1/20W MF, 201
R6234: 15, 5%, 1/20W MF, 201
R6235: 15, 5%, 1/20W MF, 201
R6200: 5%, 1/20W MF, 0201
R6201: 1M, 5%, 1/20W MF, 201
TP6201: TP-P5 A, 1
DS6200: GRN-568NM-0.02A-15MCD, LTST-C191GKT-SH

SIGNAL CONNECTIONS:
PP3V3_C3H, PP3V3_S0SW_SD, PP3V3_SD_DVDD33, PP1V2_SD_AVDD12_U3, PP1V2_SD_AVDD12_SD, PP1V2_SD_SW, PP1V2_SD_VUHSI, PP1V8_GL_SDCONN, PP3V3_GL_SDCONN, SD_CONN_UHS2_D0_P, SD_CONN_UHS2_D0_N, SD_CONN_UHS2_D1_P, SD_CONN_UHS2_D1_N, SD_CLK, SD_WP, SD_CMD, SD_DETECT_DLY_I, SD_SPI_CLK_R, SD_SPI_CS_L_R, SD_SPI_MOSI_R, SD_SPI_MISO_R, SD_LED, USB_SD_DM, USB_SD_DP, USB3_SD_R2D_C_N, USB3_SD_R2D_C_P, USB3_SD_D2R_C_N, USB3_SD_D2R_C_P, SD_CLK25M_X1, SD_CLK25M_X2, SDCONN_OC_3V3_L, TP_SD_GPIO2, GL3227_RESET_L, SD_RTERM, SD_SPI_CLK, SD_SPI_CS_L, SD_SPI_HOLD, SD_SPI_WP_L, SD_SPI_HOLD.

U6200 GL3227A QFN CRITICAL 338S00312 (GL3227A-02)
PIN 29 IS SVR GND DO NOT CONNECT PIN 29 TO EPAD DIRECTLY CONNECT PIN 29 TO PIN 27 CAP FIRST THEN TO MAIN GND

U6230 W25X20CLUXIG 2MBIT-3V USON DI(100) CS* WP* HOLD* GND THRM PAD
OMIT_TABLE CRITICAL DO(101)

NOTE:
UHS-2 DIFF PAIRS 100 OHM 400 MV PEAK TO PEAK UP TO 1.56 GBIT/S
UHS-2 DIFF CLK UP TO 52 MHZ
USH-1 SE SIGNALS 50-OHM
SD_CLK MAX FREQ IS 208 MHZ AT SDR104 MODE
LED IS ON WHEN POWER ON BLINKING DURING R/W OPERATIONS

BOM_COST_GROUP=SD CARD

SD CONTROLLER UHS-II
Apple Inc.
DRAWING NUMBER: 051-01649
REVISION: 6.2.1.0
PAGE: 62 OF 255
SHEET: 58 OF 171
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

3.3V SD CARD LOAD SWITCH

U6250	
Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

NOTE:

- HOST PROVIDES DVDD33 AND AVDD33
- GL3227 GENERATES 1.2V USING INTERNAL LDO OR DCDC. DCDC IS ENABLED IN FW
- FOR USH-I: 3.3V @ 900MA
- FOR USH-II: 3.3V @ 700MA
- 1.2V SVR OPERATES @ 1.6 MHZ
- GL3227 PROVIDES POWER TO SD CARD
- FOR UHS-I: SD_V33 @ 800MA
- FOR UHS-II: SD_V33 @ 400MA
SD_V18 @ 200MA MAX

SD CONTROLLER UHS-II


BOM_COST_GROUP=SD CARD

D

C

B

A



SD CONNECTOR UHS-II

Apple Inc.

051-01649

D

6.21.0

63 OF 255

59 OF 171

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

SD MASTER=DEV MLB


SYNC DATE=11/06/2016

BOM_COST_GROUP=SD CARD



EYNC_MASTER=AITFEN			SYNC_DATE=03/06/2017		
PAGE TITLE					
			DRAWING NUMBER	051-01649	SIZE
			REVISION	6.21.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			BRANCH		
			PAGE	64 OF 255	
			SHEET	60 OF 171	

BOM_COST_GROUP=PLATFORM POWER



SSD CONN A

Apple Inc.

051-01649

6.21.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-01649

SIZE

D

REVISION

6.21.0

BRANCH

PAGE

65 OF 255

SHEET

61 OF 171

D

D

C



B

A

A

D

C

B

A

SPI ROM

Quad-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 40MHz for SMC.

Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

NOTE: If HOLD* is asserted
ROM will ignore SPI cycles
in normal and Dual-IO modes.

8

7

6

5

4


3

2

1

BOM_COST_GROUP=CPU & CHIPSET

MAF ROM



SYNC_MASTER=DEV_MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
SPI ROM			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		6.21.0
	BRANCH		
	PAGE		67 OF 255
	SHEET		63 OF 171

D

C

B

A

D

C

B


A

D

C

B

A



LIFEBOAT GPIOS ASSIGNED PER <RDAR:///33517854>

BOM_COST_GROUP=SSD

SYNC_MASTER=AMAN			SYNC_DATE=07/25/2017		
PAGE TITLE					
LIFEBOAT					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		
			6.21.0		
			BRANCH		
			PAGE		
			68 OF 255		
			SHEET		
			64 OF 171		

D

C

B

A




D

C

B


A


CLKREQ LEVEL SHIFTERS




BOM_COST_GROUP=CPU & CHIPSET

PAGE TITLE			PAGE TITLE		
PCH LEVEL SHIFTERS			PCH LEVEL SHIFTERS		
Apple Inc.			DRAWING NUMBER	051-01649	SIZE
			REVISION	6.21.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	69 OF 255	
			SHEET	65 OF 171	













D

D


C

B

A



SYMC MASTER-AITKEN		SYMC_DATE=03/10/2017	
PAGE TITLE			
PCH SUPPORT			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-01649	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.21.0	
		BRANCH	
		PAGE	76 OF 255
		SHEET	72 OF 171



NOTE: This is a MERGED XDP: = Primary XDP with CPU & PCH JTAGs in a Dual-Scan-Chain

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

NOTE: This is not the standard XDP pinout, there is a horizontal mirroring for use with 921-0133 Adapter Flex to support chipset debug.

NOTE: PCH USB OC PINS USED FOR OBSDATA_C


PCH RESET BUTTON

CPU JTAG ISOLATION

NOTE: JTAG PINS CAN BE LEFT FLOATING ON PCH AND CPU

FROM NEXPERIA, 05/08/17 EMAIL: WITH VCC HIGH AND NO INPUT VOLTAGE, LEAKAGE VALUES IN NA RANGE WITH WORST CASE ZUA, AND LEAKAGE IS TO GND

XDP		
Apple Inc.		
DRAWING NUMBER		051-01649
REVISION		6.21.0
BRANCH		
PAGE		77 OF 255
SHEET		73 OF 171



D

C

B




A

D

C


B

A



BOM_COST_GROUP=SOC

PAGE TITLE		
PMIC LDOS		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	79 OF 255
	SHEET	75 OF 171



D

C

B

A

D

C

B






A

VDD_HI THRESHOLD

PBUS	Rising Vth	Falling Vth
12V	9.076V	8.443V


PAGE TITLE		
PMIC GPIOs & CONTROL		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	80 OF 255
	SHEET	76 OF 171

BOM_COST_GROUP=SOC





PAGE TITLE		
PMIC SUPPORT		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-01649	D
NOTICE OF PROPRIETARY PROPERTY:	REVISION	
	6.21.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	
	81 OF 255	
	SHEET	
	77 OF 171	

BOM COST GROUP=SOC



SYNC_MASTER=DEV MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
POWER FETS			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-01649		D
	REVISION		
	6.21.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	82 OF 255
		SHEET	78 OF 171







ENET 0V85 REGULATOR	
VOUT	0.85 V
PEAK	6.5 A
OC	12 A
AVG	6.5 A
FREQ	600 KHZ

FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz

VR ENET 0V85		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
	BRANCH	
	PAGE	85 OF 255
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		81 OF 171
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		

BOM_COST_GROUP=PLATFORM POWER





SYNC_MASTER=DEV_MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
PSU PRESENCE G3H ENABLE			
	DRAWING NUMBER	051-01649	SIZE
	REVISION	D	
		6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	87 OF 255
		SHEET	83 OF 171

8

7

6

5


4

3

2

1


BOM_COST_GROUP=PLATFORM POWER



CPU DRV S0 REGULATOR	
VOUT	5.75 V
PEAK	0.5 A
OC	4.2 A (TYP)
AVG	0.5 A
FREQ	1.25 MHZ

VR 5.75V CPUVR		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	88 OF 255
	SHEET	84 OF 171

BOM_COST_GROUP=PLATFORM POWER




ACCESS POINT FOR I2C
DEBUG HOOKUP
PLACE GND TP NEARBY

I2C
SMBUS ADDR: 0XA0/A1

PMBUS1
0X80/81


PMBUS2
0X82/83


BOM_COST_GROUP=CPU & CHIPSET



PAGE TITLE		
VR CPU CORE PHASES 1-3		
		DRAWING NUMBER
		051-01649
		SIZE
		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION
		6.21.0
		BRANCH
		PAGE
		91 OF 255
		SHEET
		86 OF 171

BOM_COST_GROUP=CPU & CHIPSET






CPU VCCIO REGULATOR	
VOUT	1 V
PEAK	(4 IDS) 12 A
OC	(TYP) 15 A
AVG	11 A
FREQ	500 KHZ

PAGE TITLE		
VR CPU VCCIO		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	94 OF 255
	SHEET	88 OF 171

BOM_COST_GROUP=CPU & CHIPSET




CPU VPP01 REGULATOR	
VOUT	2.57 V
PEAK	5.92 A
OC	18.75 A (TYP)
AVG	4.4 A
FREQ	500 KHZ


CPU VTT01 REGULATOR	
VOUT	0.606 V
PEAK	1.5 A
OC	3 A (TYP)
AVG	1.5 A

Note:
Regulator requires
a minimum load to
prevent noise in the
audio frequencies

PAGE TITLE		
VR CPU VPP & VTT CH 0,1		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	96 OF 255
	SHEET	90 OF 171


BOM_COST_GROUP=CPU & CHIPSET






CPU VDDQ REGULATOR	
VOUT	1.21 V
PEAK	28.45 A
OC (TYP)	35 A
AVG	25.16 A
FREQ	500 KHZ


VR CPU VDDQ CH 0,1		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	98 OF 255
	SHEET	92 OF 171





CPU VDDQ REGULATOR	
VOUT	1.21 V
PEAK	28.45 A
OC	(TYP) 35 A
AVG	25.16 A
FREQ	500 KHZ

PAGE TITLE		
VR CPU VDDQ CH 2,3		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		










BOM_COST_GROUP=GRAPHICS

GPU CLK GEN


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-01649	SIZE	D
REVISION	6.21.0		
BRANCH			
PAGE	104 OF 255		
SHEET	98 OF 171		



GPU MEMORY AND IO PWR		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE 105 OF 255
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 99 OF 171
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		









GPU VDDC DECOUPLING
PLACE ALL CAPS UNDER GPU
1UF X130 138S0775
20UF X80 138S00036
43UF X60 138S00168
43UF X15 138S00168 NOSTUFF

SYNC MASTER=DEV RLB		SYNC DATE=11/09/2016	
PAGE TITLE			
GPU CORE PWR DECOUPLING			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-01649		D
	REVISION		6.21.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		107 OF 255	
SHEET		101 OF 171	

BOM_COST_GROUP=GRAPHICS



BOM_COST_GROUP=GRAPHICS



SYNC_MASTER=DEV_MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
GPU ROM, TEMP, LVL SHIFT			
 Apple Inc.		DRAWING NUMBER	
		051-01649	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.21.0	
		BRANCH	
		PAGE	
		109 OF 255	
		SHEET	
		103 OF 171	

BOM_COST_GROUP=GRAPHICS

8		7		6		5		4		3		2		1	
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															
HBM_DAP															
DFTTIO															

NOTE:
AJ18 AND AR33 ARE NC FOR HBM2
HBM2 DOES NOT NEED THE CONNECTION
TO GND FOR NORMAL OPERATION
HBM2 USES A MRS SETTING TO LOCK OUT
THE DIRECT ACCESS (DA) BUS

SYNC MASTER-DEV RLB			SYNC DATE=11/06/2016		
PAGE TITLE			GPU DA, DFTTIO		
 Apple Inc.			DRAWING NUMBER	051-01649	SIZE D
			REVISION	6.21.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED			BRANCH		
			PAGE	110 OF 255	
			SHEET	104 OF 171	

D

C

B

A


D

C

B

A


GPU DEBUG LEDS



BOM_COST_GROUP=DEBUG


SYNC MASTER=DEV_MLB		SYNC DATE=11/06/2016	
PAGE TITLE			
GPU DEBUG LEDS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
REVISION		6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		112 OF 255	
		SHEET	
		106 OF 171	


GPU POWER MANAGEMENT LEDS




SYNC MASTER=DEV MLB		SYNC DATE=11/06/2016	
PAGE TITLE GPU POWER MGMT LEDS			
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE D
	REVISION	6.21.0	
	BRANCH		
	PAGE	113 OF 255	
	SHEET	107 OF 171	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=DEBUG







SYNC_MASTER=DEV_MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
DISPLAY BACKLIGHT DRIVER CONN			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
	REVISION		
		6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		127 OF 255	
		SHEET	
		110 OF 171	

D

C

B

A

D


C

B



A

DISPLAY 3V3 FET

GATED POWER BECAUSE THE DISPLAY AND 3V3 SO MAY NOT ALWAYS BE ON TOGETHER





OPTION TO TIE BLUE CONN PIN 7 TO PIN 6 FROM:
<RDAR://33531020>



BOM_COST_GROUP=DISPLAY

PAGE TITLE		
DISPLAY BACKLIGHT SUPPORT		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	128 OF 255
	SHEET	111 OF 171





SYNC MASTER=DEV MLB		SYNC DATE=11/06/2016	
PAGE TITLE		VR GFX CORE PHASES 4-6	
		DRAWING NUMBER	051-01649
		REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	132 OF 255
		SHEET	114 OF 171

BOM_COST_GROUP=GRAPHICS

D

C

B


A

D

C


B

A



BOM_COST_GROUP=GRAPHICS

SYNC MASTER=DEV MLB			SYNC DATE=11/06/2016		
PAGE TITLE					
VR GFX CORE PHASES 7-8					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		6.21.0
			BRANCH		
			PAGE		133 OF 255
			SHEET		115 OF 171




GFX VDDCI REGULATOR	
VOUT	0.900 V
PEAK	6 A
OC	12.7 A
AVG	4 A
FREQ	500 KHZ

NOTE:
A0 SILICON DEFAULT SETTING IS 0.985V

NOTE:
REGULATOR REQUIRES
A MINIMUM LOAD TO
PREVENT NOISE IN THE
AUDIO FREQUENCIES

VR GFX VDDCI	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER 051-01649 REVISION 6.21.0 BRANCH PAGE 136 OF 255 SHEET 117 OF 171




GFX 0V8 REGULATOR	
VOUT	0.9 V
PEAK	5 A
OC	14.2 A
AVG	4.5 A
FREQ	300 KHZ

Note:
Regulator requires
a minimum load to
prevent noise in the
audio frequencies


PAGE TITLE		VR GFX 0V8	
DRAWING NUMBER		051-01649	SIZE
REVISION		6.21.0	D
BRANCH			
PAGE		137 OF 255	
SHEET		118 OF 171	

BOM_COST_GROUP=GRAPHICS



GFX 1V8 REGULATOR	
VOUT	1.803 V
PEAK	4 A
OC	11 A
AVG	3.2 A
FREQ	379 KHZ

PAGE TITLE		
VR GFX 1V8		
Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	138 OF 255
	SHEET	119 OF 171



GFX MVPP REGULATOR	
VOUT	2.499 V
PEAK	2 A
OC	11 A
AVG	1.5 A
FREQ	500 KHZ





PAGE TITLE		
VR GFX MVPP		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	139 OF 255
	SHEET	120 OF 171

BOM_COST_GROUP=GRAPHICS

D

A

A



XDP_PRESENT and PCIE_UP_CLKREQ PU are moved to their pages

PAGE TITLE		SOC DEV SUPPORT	
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE D
	REVISION	6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	145 OF 255
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	123 OF 171

BOM_COST_GROUP=DEBUG

8		7		6		5		4		3		2		1		
																D
																C
																B
																A
8		7		6		5		4		3		2		1		

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-01649

REVISION

6.21.0

BRANCH

PAGE

147 OF 255

SHEET

125 OF 171

PAGE TITLE


DEBUG HEADERS 2

BOM_COST_GROUP=DEBUG


BOM_COST_GROUP=DEBUG

PAGE TITLE		
DEBUG HEADERS 2		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	147 OF 255
	SHEET	125 OF 171

U.FL CONNECTOR FOR SOC CLOCKS





U.FL CONNECTOR FOR SOC POWER




BOM_COST_GROUP=DEBUG

PAGE TITLE		
DEBUG SOC U.FL CONNECTORS		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	148 OF 255
	SHEET	126 OF 171

SPEAKER AMPLIFIERS - RIGHT CHANNEL
2X MONO SPEAKER AMPLIFIERS (TAS5764L)








SPEAKER CABLE CONNECTORS
APPLE P/N 518S0862



BOM_COST_GROUP=AUDIO

PAGE TITLE			PAGE TITLE		
AUDIO RIGHT SPKR AMP			DRAWING NUMBER		
 Apple Inc.			051-01649		SIZE
			REVISION		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE		
			152 OF 255		
			SHEET		
			129 OF 171		





FORM 2873-10/2016 (03/2017)		FORM 2873-10/2016 (03/2017)	
PAGE TITLE			
AUDIO MIC CONNECTOR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I4 ALL RIGHTS RESERVED	REVISION		6.21.0
	BRANCH		
	PAGE		154 OF 255
	SHEET		131 OF 171

 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH			
	PAGE	154 OF 255		
	SHEET	131 OF 171		

 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH			
	PAGE	154 OF 255		
	SHEET	131 OF 171		

 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH			
	PAGE	154 OF 255		
	SHEET	131 OF 171		

 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH			
	PAGE	154 OF 255		
	SHEET	131 OF 171		

 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH			
	PAGE	154 OF 255		
	SHEET	131 OF 171		

 Apple Inc.	DRAWING NUMBER	051-01649	SIZE	D
	REVISION	6.21.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH			
	PAGE	154 OF 255		
	SHEET	131 OF 171		

BOM_COST_GROUP=AUDIO

8		7		6		5		4		3		2		1	
THIS PAGE RESERVED FOR FUTURE USE, DO NOT DELTE															
D														D	
C														C	
B														B	
A														A	
8		7		6		5		4		3		2		1	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-01649

REVISION

6.21.0

BRANCH

PAGE

155 OF 255

SHEET

132 OF 171

AUDIO MISC 1

Apple Inc.

051-01649

6.21.0

BOM_COST_GROUP=AUDIO


PAGE TITLE			AUDIO MISC 1		
 Apple Inc.		DRAWING NUMBER		SIZE	
		051-01649		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		6.21.0			
		PAGE		SHEET	
		155 OF 255		132 OF 171	


BOM_COST_GROUP=AUDIO


8	7	6	5	4	3	2	1
THIS PAGE RESERVED FOR FUTURE USE, DO NOT DELTE							
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

PAGE TITLE			AUDIO MISC 2		
 Apple Inc.		DRAWING NUMBER	051-01649	SIZE	D
		REVISION 6.21.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE 156 OF 255			
		SHEET 133 OF 171			

BOM_COST_GROUP=AUDIO







CORE0 DIPLEXER AND MATCHING


CORE1 DIPLEXER AND MATCHING

CORE2 DIPLEXER AND MATCHING

BT LPF AND MATCHING



WIFI/BT MODULE 3		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 162 OF 255
		SHEET 136 OF 171
		SIZE D

BOM_COST_GROUP=WIRELESS




SYNC MASTER=AMAN			SYNC DATE=06/16/2017		
PAGE TITLE					
POWER INPUT FROM AC/DC 1			DRAWING NUMBER	051-01649	SIZE
			REVISION	6.21.0	D
			BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			PAGE	180 OF 255	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			SHEET	139 OF 171	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

PP12_MAIN BLEEDER CIRCUIT



PP11V_STBY OVERCURRENT DETECTION



EYEC MASTER=AMAN		SYNC DATE=06/16/2017	
PAGE TITLE		POWER INPUT FROM AC/DC 2	
		DRAWING NUMBER	051-01649
		REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	181 OF 255
		SHEET	140 OF 171

BOM_COST_GROUP=PLATFORM POWER

D

C

B

A

D

C

B

A

Power Sequencing requirements


System:

1. 12V_ADC -> 3V42G3H -> 12V_S5/12V_S5_SSD -> 3V3_S5 -> 1V0_S5 -> 5V_S4/3V3_S4 -> 1V0_S3

Intel CPU:


2. 1V0_S3 -> 2V5_S3 -> VDDQ_S3 -> 12V_S0 -> 5V_S0 -> 3V3_S0 -> GPU Rails -> VCCIO_S0-> VCC_CPU_S0 (VCCGT & VCCSA)

MEMORY POWER PGOOD



BOM_COST_GROUP=PLATFORM POWER

PAGE TITLE		DRAWING NUMBER		REVISION	
POWER SEQUENCING S3		051-01649		6.21.0	
Apple Inc.		PAGE		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		190 OF 255		142 OF 171	



D

C

B

A


D

C


B

A

3V3 AND 5V S0




S0 PGOOD GENERATION




BOM_COST_GROUP=PLATFORM POWER

PAGE TITLE		PAGE NUMBER	
POWER SEQUENCING S0 2		051-01649	
DRAWING NUMBER		051-01649	
REVISION		6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		192 OF 255	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		144 OF 171	
IV ALL RIGHTS RESERVED			




SYNC_MASTER=DEV_MLB		SYNC_DATE=11/06/2016	
PAGE TITLE			
RESETS			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.21.0		
	BRANCH		
	PAGE		
	197 OF 255		
	SHEET		
	145 OF 171		



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

PAGE TITLE		
SENSORS THERMAL 1		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	200 OF 255
	SHEET	146 OF 171



PAGE TITLE		
SENSORS THERMAL 2		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	201 OF 255
	SHEET	147 OF 171

BOM_COST_GROUP=SENSORS


Thermal Sensor A:
Thunderbolt Die

I2C Write: 0xD8, I2C Read: 0xD9

THERMAL DIODE: TBT DIE (TBT1 - KEY TI0D)

Placement Note:

The P leg connects to THERMDA pin of the TBT chip, the N leg connect to TitanRidge pin V9.



Placement Note:
Place UK200 near 3V3_G3H/5V_USBC VR


Thermal Sensor B:
Thunderbolt Die

I2C Write: 0xB8, I2C Read: 0xB9

THERMAL DIODE: TBT DIE (TBT2 - KEY TI1D)


Placement Note:

The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AC22.



Placement Note:
Place UK250 near 3V3_G3S/5V_G3S VR


GPU THERMAL - KEY TM3P




```
I2C WRITE: 0X9A, I2C READ: 0X9B
I2C DEVICE (UK280) ADDRESS 0X4D
```

PAGE TITLE			
SENSORS THERMAL 3			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.21.0		
BRANCH			
PAGE		202 OF 255	
SHEET		148 OF 171	

AC/DC 12V MAIN LOW SIDE VOLTAGE SENSE (KEY VD2R)




AC/DC 12V GPU HIGH SIDE VOLTAGE SENSE (KEY VG2R)




PP12V MAIN HIGH SIDE CURRENT SENSE (KEY ID2M)

GAIN: 100X, EDP: 30 A
RSENSE: 0.00075 (RI010) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 33.33 A
SMC ADC: 0




PP12V GPU HIGH SIDE CURRENT SENSE (KEY IG2R)

GAIN: 100X, EDP: 30 A
RSENSE: 0.00075 (RI000) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 33.33 A
SMC ADC: 1




PP12V MAIN AUXILIARY GPU RAIL HIGH SIDE CURRENT SENSE (KEY IG2A)

GAIN: 100X, EDP: 6 A
RSENSE: 0.003 (RI050) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 8.3 A
PMU ADC: A5




PP12V SSD0 HIGH SIDE CURRENT SENSE (KEY IH02)

GAIN: 200X, EDP: 0.5 A
RSENSE: 0.005 (RK610) OR RSENSE SHORT
VSENSE: 13 MV, RANGE: 2.5 A
PMU ADC: B1




PP12V SSD1 HIGH SIDE CURRENT SENSE (KEY IH12)

GAIN: 200X, EDP: 0.5 A
RSENSE: 0.005 (RK660) OR RSENSE SHORT
VSENSE: 13 MV, RANGE: 2.5 A
PMU ADC: B2




PP12V BACKLIGHT AND LCD HIGH SIDE CURRENT SENSE (KEY IB2R)

GAIN: 100X, EDP: 6 A
RSENSE: 0.003 (RI070) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 8.3 A
PMU ADC: B0




PP12V MAIN CPU HIGH SIDE CURRENT SENSE (KEY IC2R)

GAIN: 100X, EDP: 15 A
RSENSE: 0.005 (R9090) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 25 A
PMU ADC: B7





PAGE TITLE		
SENSORS POWER HIGHSIDE 1		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	206 OF 255
	SHEET	149 OF 171


BOM_COST_GROUP=SENSORS




GAIN: 200X, EDP: 1.1 A
 RSENSE: 0.005 (RK710) OR RSENSE SHORT
 VSENSE: 13 MV, RANGE: 2.5 A
 PMU ADC: B3




GAIN: 200X, EDP: 1.1 A
 RSENSE: 0.005 (RK760) OR RSENSE SHORT
 VSENSE: 13 MV, RANGE: 2.5 A
 PMU ADC: B4



GAIN: $\overline{100X}$, $\overline{EDP}$: 5.5 A
RSENSE: 0.003 (R8690) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 8.3 A
PMU ADC: A6




```
GAIN: 100X,  $\overline{EDP}$ : 13 A
RSENSE: 0.001 (R8390) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 25 A
PMU ADC: A7
```



PAGE TITLE		SENSORS POWER HIGHSIDE 2	
 Apple Inc.	DRAWING NUMBER	051-01649	SIZE D
	REVISION	6.21.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	207 OF 255
		SHEET	150 OF 171


PPVCCIN CPU CORE VOLTAGE SENSE (KEY VC0C)

PPVCCIN RANGE: 1.5V - 2V




PPVCORE S0 GPU CORE VOLTAGE SENSE (KEY VG0C)

PPVCORE S0 GPU RANGE: 0.6V - 1.2V




MVDD GPU LOWSIDE CURRENT SENSE (KEY IG0M)

GAIN: 100X, EDP: 30 A
RSENSE: 0.0005 (RD400) OR RSENSE SHORT
VSENSE: 25 MV, RANGE: 50 A
SMC ADC: 4




PPVDDQ01 S3 LOWSIDE CURRENT SENSE (KEY IR01)

GAIN: 100X, EDP: 25 A
RSENSE: 0.0005 (R9800) OR RSENSE SHORT
VSENSE: 25 MV, RANGE:50 A
PMU ADC: A1




PPVDDQ23 S3 LOWSIDE CURRENT SENSE (KEY IC23)

GAIN: 100X, EDP: 25 A
RSENSE: 0.0005 (R9900) OR RSENSE SHORT
VSENSE: 25 MV, RANGE:50 A
PMU ADC: A2




PPVCCSA S0 LOWSIDE CURRENT SENSE (KEY IC0S)

GAIN: 100X, EDP: 15 A
RSENSE: 0.001 (R9525) OR RSENSE SHORT
VSENSE: 25 MV, RANGE:25 A
PMU ADC: A3




PPVCCIO S0 LOWSIDE CURRENT SENSE (KEY IC0I)

GAIN: 200X, EDP: 12 A
RSENSE: 0.001 (R9400) OR RSENSE SHORT
VSENSE: 13 MV, RANGE:12.5 A
PMU ADC: A4




PPVPP01 S3 LOWSIDE CURRENT SENSE (KEY IM0P)

GAIN: 200X, EDP: 4 A
RSENSE: 0.001 (R9610) OR RSENSE SHORT
VSENSE: 13 MV, RANGE:12.5 A
PMU ADC: B5



PPVPP23 S3 LOWSIDE CURRENT SENSE (KEY IM1P)

GAIN: 200X, EDP: 4 A
RSENSE: 0.001 (R9710) OR RSENSE SHORT
VSENSE: 13 MV, RANGE:12.5 A
PMU ADC: B6




PAGE TITLE		
SENSORS POWER LOWSIDE 1		
	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	
	PAGE	208 OF 255
	SHEET	151 OF 171

BOM_COST_GROUP=SENSORS


GPU CORE CURRENT SENSE VIA IMON (KEY IG0C)

CPU CORE CURRENT RANGE: 432A
VOLTAGE RANGE: INPUT 2.16V/432A - OUTPUT 2.16 *7.15/(10+7.15) = 2.2mV
VSENSE: 2.2mV/A




CPU CORE CURRENT SENSE VIA IMON (KEY IC0C)

CPU CORE CURRENT RANGE: 200A
VSENSE: 1.25 MV/A




PAGE TITLE		
SENSORS POWER LOWSIDE 2		
Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	209 OF 255
	SHEET	152 OF 171



BOM_COST_GROUP=SENSORS




PAGE TITLE		
LEDS DEBUG 1		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	212 OF 255
	SHEET	154 OF 171

BOM_COST_GROUP=DEBUG







LED ENABLE SWITCH FOR POR LEDS




PAGE TITLE		DRAWING NUMBER		SIZE
LEDS SUPPORT		051-01649		D
 Apple Inc.		REVISION		
		6.21.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		
II NOT TO REPRODUCE OR COPY IT		215 OF 255		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		
IV ALL RIGHTS RESERVED		156 OF 171		

BOM_COST_GROUP=DEBUG



PAGE TITLE			
PSU RESISTANCE MEASUREMENT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-01649		D
	REVISION 6.21.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		220 OF 255	
SHEET		157 OF 171	

BOM_COST_GROUP=PLATFORM POWER



PAGE TITLE

TEST PADS FOR SOC AREA

 Apple Inc.

DRAWING NUMBER

051-01649

SIZE

D

REVISION

6.21.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE

221 OF 255

SHEET

158 OF 171

BOM_COST_GROUP=PLATFORM POWER



		1		2		3		4		5		6		7		8	
ICT NO TEST <RDAR://30758642>																	

GRAPHICS VOLTAGE REGULATORS

113	REG_BOOST_GPUICORE_1	NO_TEST=1
113	REG_BOOST_GPUICORE_1_RC	NO_TEST=1
113	REG_BOOST_GPUICORE_2	NO_TEST=1
113	REG_BOOST_GPUICORE_2_RC	NO_TEST=1
113	REG_BOOST_GPUICORE_3	NO_TEST=1
113	REG_BOOST_GPUICORE_3_RC	NO_TEST=1
114	REG_BOOST_GPUICORE_4	NO_TEST=1
114	REG_BOOST_GPUICORE_4_RC	NO_TEST=1
114	REG_BOOST_GPUICORE_5	NO_TEST=1
114	REG_BOOST_GPUICORE_5_RC	NO_TEST=1
114	REG_BOOST_GPUICORE_6	NO_TEST=1
114	REG_BOOST_GPUICORE_6_RC	NO_TEST=1
115	REG_BOOST_GPUICORE_7	NO_TEST=1
115	REG_BOOST_GPUICORE_7_RC	NO_TEST=1
115	REG_BOOST_GPUICORE_8	NO_TEST=1
115	REG_BOOST_GPUICORE_8_RC	NO_TEST=1
163	VR_PHASE_GPUICORE_1	NO_TEST=1
163	VR_PHASE_GPUICORE_2	NO_TEST=1
163	VR_PHASE_GPUICORE_3	NO_TEST=1
163	VR_PHASE_GPUICORE_4	NO_TEST=1
163	VR_PHASE_GPUICORE_5	NO_TEST=1
163	VR_PHASE_GPUICORE_6	NO_TEST=1
163	VR_PHASE_GPUICORE_7	NO_TEST=1
163	VR_PHASE_GPUICORE_8	NO_TEST=1
118	REG_LGPUVR	NO_TEST=1
163	REGSNUBPVDDR	NO_TEST=1
163	REGSNUBPVPP	NO_TEST=1
116	REG_BOOT_MVDD	NO_TEST=1
120	REG_BOOT_MVPP	NO_TEST=1
118	REG_BOOT_POVR	NO_TEST=1
118	REG_BOOT_POVR8_RC	NO_TEST=1
163	REG_COMP_MVPP	NO_TEST=1
119	REG_COMP_PVDDR	NO_TEST=1
113	REG_GPUICORE_ISNS_1_N	NO_TEST=1
113	REG_GPUICORE_ISNS_1_P	NO_TEST=1
112	REG_GPUICORE_ISNS_1_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_1_R_P	NO_TEST=1
113	REG_GPUICORE_ISNS_2_N	NO_TEST=1
112	REG_GPUICORE_ISNS_2_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_2_R_P	NO_TEST=1
113	REG_GPUICORE_ISNS_3_N	NO_TEST=1
113	REG_GPUICORE_ISNS_3_P	NO_TEST=1
112	REG_GPUICORE_ISNS_3_R_N	NO_TEST=1
165	REG_GPUICORE_ISNS_3_R_P	NO_TEST=1
114	REG_GPUICORE_ISNS_4_N	NO_TEST=1
114	REG_GPUICORE_ISNS_4_P	NO_TEST=1
112	REG_GPUICORE_ISNS_4_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_4_R_P	NO_TEST=1
114	REG_GPUICORE_ISNS_5_N	NO_TEST=1
114	REG_GPUICORE_ISNS_5_P	NO_TEST=1
112	REG_GPUICORE_ISNS_5_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_5_R_P	NO_TEST=1
114	REG_GPUICORE_ISNS_6_N	NO_TEST=1
114	REG_GPUICORE_ISNS_6_P	NO_TEST=1
112	REG_GPUICORE_ISNS_6_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_6_R_P	NO_TEST=1
115	REG_GPUICORE_ISNS_7_N	NO_TEST=1
115	REG_GPUICORE_ISNS_7_P	NO_TEST=1
112	REG_GPUICORE_ISNS_7_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_7_R_P	NO_TEST=1
115	REG_GPUICORE_ISNS_8_N	NO_TEST=1
115	REG_GPUICORE_ISNS_8_P	NO_TEST=1
112	REG_GPUICORE_ISNS_8_R_N	NO_TEST=1
112	REG_GPUICORE_ISNS_8_R_P	NO_TEST=1
116	REG_LGATE_MVDD	NO_TEST=1
116	REG_LGATE_POVR	NO_TEST=1
118	REG_MVDD_FB	NO_TEST=1
116	REG_MVDD_FB_R	NO_TEST=1
116	REG_MVDD_FSEL	NO_TEST=1
116	REG_MVDD_OCSET	NO_TEST=1
116	REG_MVDD_RTN	NO_TEST=1
116	REG_MVDD_RTN_R	NO_TEST=1
116	REG_MVDD_SET0	NO_TEST=1
116	REG_MVDD_SET1	NO_TEST=1
116	REG_MVDD_SET1_R	NO_TEST=1
116	REG_MVDD_SREF	NO_TEST=1

GRAPHICS VOLTAGE REGULATORS

118	REG_POVR8_FR	NO_TEST=1
118	REG_POVR8_FR_R	NO_TEST=1
118	REG_POVR8_FSEL	NO_TEST=1
118	REG_POVR8_OCSET	NO_TEST=1
118	REG_POVR8_RTN	NO_TEST=1
118	REG_POVR8_RTN_R	NO_TEST=1
118	REG_POVR8_SET0	NO_TEST=1
118	REG_POVR8_SET1	NO_TEST=1
118	REG_POVR8_SREF	NO_TEST=1
118	REG_POVR8_VO	NO_TEST=1
118	REG_PHASE_MVDD	NO_TEST=1
120	REG_PHASE_MVPP	NO_TEST=1
118	REG_PHASE_POVR	NO_TEST=1
118	REG_PHASE_SNS_POVR	NO_TEST=1
113	REG_PWM_GPUICORE_1	NO_TEST=1
113	REG_PWM_GPUICORE_2	NO_TEST=1
113	REG_PWM_GPUICORE_3	NO_TEST=1
114	REG_PWM_GPUICORE_4	NO_TEST=1
114	REG_PWM_GPUICORE_5	NO_TEST=1
114	REG_PWM_GPUICORE_6	NO_TEST=1
115	REG_PWM_GPUICORE_7	NO_TEST=1
115	REG_PWM_GPUICORE_8	NO_TEST=1
120	REG_RTCLK_MVPP	NO_TEST=1
113	REG_SNUBBER_GPUICORE_1	NO_TEST=1
113	REG_SNUBBER_GPUICORE_2	NO_TEST=1
113	REG_SNUBBER_GPUICORE_3	NO_TEST=1
114	REG_SNUBBER_GPUICORE_4	NO_TEST=1
114	REG_SNUBBER_GPUICORE_5	NO_TEST=1
114	REG_SNUBBER_GPUICORE_6	NO_TEST=1
115	REG_SNUBBER_GPUICORE_7	NO_TEST=1
115	REG_SNUBBER_GPUICORE_8	NO_TEST=1
118	REG_SNUBBER_MVDD	NO_TEST=1
120	REG_SNUBBER_POVR	NO_TEST=1
120	REG_SSTR_MVPP	NO_TEST=1
114	REG_UGATE_MVDD	NO_TEST=1
120	REG_VSNSR_MVPP	NO_TEST=1
120	REG_VSNS_MVPP	NO_TEST=1
163	REG_CPU_VDDQ01_SW	NO_TEST=1
120	RCGMVPP	NO_TEST=1
163	VR_PHASE_GPUICORE_1	NO_TEST=1
163	VR_PHASE_GPUICORE_2	NO_TEST=1
163	VR_PHASE_GPUICORE_3	NO_TEST=1
163	VR_PHASE_GPUICORE_4	NO_TEST=1
163	VR_PHASE_GPUICORE_5	NO_TEST=1
163	VR_PHASE_GPUICORE_6	NO_TEST=1
163	VR_PHASE_GPUICORE_7	NO_TEST=1
163	VR_PHASE_GPUICORE_8	NO_TEST=1
114	VR_PHASE_MVDD	NO_TEST=1

ETHERNET VOLTAGE REGULATORS

78	P3V3ENET_SS	NO_TEST=1
163	REG_OVR85_ENET_FB	NO_TEST=1
163	REG_OVR85_ENET_OCSET	NO_TEST=1
163	REG_OVR85_ENET_RTN	NO_TEST=1
163	REG_OVR85_ENET_FB_N	NO_TEST=1
81	REG_OVR85_ENET_FB_P	NO_TEST=1
81	REG_OVR85_ENET_FSEL	NO_TEST=1
163	REG_OVR85_ENET_OCSET	NO_TEST=1
163	REG_OVR85_ENET_RTN	NO_TEST=1
81	REG_OVR85_ENET_SENSE_N	NO_TEST=1
81	REG_OVR85_ENET_SENSE_P	NO_TEST=1
81	REG_OVR85_ENET_SREF	NO_TEST=1
81	REG_BOOT_OVR85_ENET	NO_TEST=1
81	REG_BOOT_OVR85_ENET_RC	NO_TEST=1
81	REG_LGATE_OVR85_ENET	NO_TEST=1
81	REG_PHASE_OVR85_ENET	NO_TEST=1
81	REG_PHASE_OVR85_ENET_TGR	NO_TEST=1
81	REG_PVCC_U8500	NO_TEST=1
81	REG_SNUBBER_OVR85_ENET	NO_TEST=1
81	REG_UGATE_OVR85_ENET	NO_TEST=1
81	REG_UGATE_OVR85_ENET_R	NO_TEST=1
81	REG_VCC_U8500	NO_TEST=1
81	REG_FB_I1V2_ENET	NO_TEST=1
81	REG_FB_I1V2_ENET_R	NO_TEST=1
81	REG_FB_2V1_ENET	NO_TEST=1
81	REG_FB_2V1_ENET_R	NO_TEST=1

CPU VOLTAGE REGULATORS

86	REG_BOOST_CPUICORE_1	NO_TEST=1
86	REG_BOOST_CPUICORE_1_RC	NO_TEST=1
86	REG_BOOST_CPUICORE_2	NO_TEST=1
86	REG_BOOST_CPUICORE_2_RC	NO_TEST=1
86	REG_BOOST_CPUICORE_3	NO_TEST=1
86	REG_BOOST_CPUICORE_3_RC	NO_TEST=1
87	REG_BOOST_CPUICORE_4	NO_TEST=1
87	REG_BOOST_CPUICORE_4_RC	NO_TEST=1
87	REG_BOOST_CPUICORE_5	NO_TEST=1
87	REG_BOOST_CPUICORE_5_RC	NO_TEST=1
163	REGSNUBPVDDR	NO_TEST=1
163	REGSNUBPVPP	NO_TEST=1
163	REG_6VR_FSW	NO_TEST=1
163	REG_6VR_SS	NO_TEST=1
151	CPU_ISNS_VCCIO_S0_N	NO_TEST=1
151	CPU_ISNS_VCCIO_S0_P	NO_TEST=1
151	CPU_ISNS_VCCSA_S0_N	NO_TEST=1
151	CPU_ISNS_VCCSA_S0_P	NO_TEST=1
151	CPU_ISNS_VDDQ01_S3_N	NO_TEST=1
151	CPU_ISNS_VDDQ01_S3_P	NO_TEST=1
151	CPU_ISNS_VDDQ23_S3_N	NO_TEST=1
151	CPU_ISNS_VDDQ23_S3_P	NO_TEST=1
151	CPU_ISNS_VPP01_S3_N	NO_TEST=1
151	CPU_ISNS_VPP01_S3_P	NO_TEST=1
151	CPU_ISNS_VPP23_S3_N	NO_TEST=1
151	CPU_ISNS_VPP23_S3_P	NO_TEST=1
163	REG_6VR_FSW	NO_TEST=1
163	REG_6VR_SS	NO_TEST=1
88	REG_BOOST_VCCIO	NO_TEST=1
119	REG_BOOT_PVDDR	NO_TEST=1
117	REG_BOOT_VDDCT	NO_TEST=1
117	REG_BOOT_VDDCT_RC	NO_TEST=1
90	REG_BOOT_VPP01	NO_TEST=1
90	REG_BOOT_VPP23	NO_TEST=1
92	REG_BST_CPU_VDDQ01	NO_TEST=1
93	REG_BST_CPU_VDDQ23	NO_TEST=1
89	REG_BST_VCCSA	NO_TEST=1
92	REG_CPU_VDDQ01_SW	NO_TEST=1
93	REG_CPU_VDDQ23_SW	NO_TEST=1
85	REG_CPU_VINSNS	NO_TEST=1
84	REG_DRVCPUI_VSNS	NO_TEST=1
84	REG_DRV_VR_AGN0	NO_TEST=1
91	REG_FSEL_VPP23	NO_TEST=1
92	REG_ISNS_CPU_VDDQ01_N	NO_TEST=1
92	REG_ISNS_CPU_VDDQ01_P	NO_TEST=1
92	REG_ISNS_CPU_VDDQ23_N	NO_TEST=1
93	REG_ISNS_CPU_VDDQ23_P	NO_TEST=1
88	REG_ISNS_REF_VCCIO	NO_TEST=1
88	REG_ISNS_VCCIO	NO_TEST=1
117	REG_LGATE_VDDCT	NO_TEST=1
90	REG_LG_VPP01	NO_TEST=1
91	REG_LG_VPP23	NO_TEST=1
86	REG_PHASE_CPUICORE_1	NO_TEST=1
86	REG_PHASE_CPUICORE_2	NO_TEST=1
86	REG_PHASE_CPUICORE_3	NO_TEST=1
86	REG_PHASE_CPUICORE_4	NO_TEST=1
87	REG_PHASE_CPUICORE_5	NO_TEST=1
119	REG_PHASE_PVDDR	NO_TEST=1
117	REG_PHASE_VDDCT	NO_TEST=1
117	REG_PHASE_VDDCT_I	NO_TEST=1
90	REG_PHASE_VPP01	NO_TEST=1
90	REG_PHASE_VPP01_I	NO_TEST=1
91	REG_PHASE_VPP23	NO_TEST=1
91	REG_PHASE_VPP23_I	NO_TEST=1
85	REG_PWM_CPUICORE_1	NO_TEST=1
85	REG_PWM_CPUICORE_2	NO_TEST=1
85	REG_PWM_CPUICORE_3	NO_TEST=1
85	REG_PWM_CPUICORE_4	NO_TEST=1
85	REG_PWM_CPUICORE_5	NO_TEST=1
89	REG_PWM_CPUVCCSA	NO_TEST=1
92	REG_PWM_CPU_VDDQ01	NO_TEST=1
93	REG_PWM_CPU_VDDQ23	NO_TEST=1
88	REG_PWM_VCCIO	NO_TEST=1
119	REG_RTCLK_PVDDR	NO_TEST=1
86	REG_SNUBBER_CPUICORE_1	NO_TEST=1
86	REG_SNUBBER_CPUICORE_2	NO_TEST=1
86	REG_SNUBBER_CPUICORE_3	NO_TEST=1
87	REG_SNUBBER_CPUICORE_4	NO_TEST=1
87	REG_SNUBBER_CPUICORE_5	NO_TEST=1
117	REG_SNUBBER_VDDCT	NO_TEST=1
90	REG_SNUB_VPP01_RC	NO_TEST=1
91	REG_SNUB_VPP23_RC	NO_TEST=1
119	REG_SSTR_PVDDR	NO_TEST=1

CPU VOLTAGE REGULATORS

117	REG_UGATE_VDDCT	NO_TEST=1
117	REG_UGATE_P3V3G3H_R	NO_TEST=1
90	REG_UG_VPP01	NO_TEST=1
90	REG_UG_VPP01_R	NO_TEST=1
91	REG_UG_VPP23	NO_TEST=1
91	REG_UG_VPP23_R	NO_TEST=1
86	REG_VCCIN_ISNS_1_N	NO_TEST=1
86	REG_VCCIN_ISNS_1_P	NO_TEST=1
86	REG_VCCIN_ISNS_2_N	NO_TEST=1
86	REG_VCCIN_ISNS_2_P	NO_TEST=1
86	REG_VCCIN_ISNS_3_N	NO_TEST=1
86	REG_VCCIN_ISNS_3_P	NO_TEST=1
87	REG_VCCIN_ISNS_4_N	NO_TEST=1
87	REG_VCCIN_ISNS_4_P	NO_TEST=1
87	REG_VCCIN_ISNS_5_N	NO_TEST=1
87	REG_VCCIN_ISNS_5_P	NO_TEST=1
85	REG_VCCIN_TSNS_A	NO_TEST=1
88	REG_VCCIO_SW	NO_TEST=1
163	REG_VCCSA_PH	NO_TEST=1
163	REG_VCCSA_PH	NO_TEST=1
89	REG_VCCSA_SNUB	NO_TEST=1
85	REG_VCCSA_TSNS_R	NO_TEST=1
117	REG_VDDCT_FB	NO_TEST=1
117	REG_VDDCT_FB_P	NO_TEST=1
117	REG_VDDCT_FSEL	NO_TEST=1
117	REG_VDDCT_OCSET	NO_TEST=1
117	REG_VDDCT_RTN	NO_TEST=1
117	REG_VDDCT_SET0	NO_TEST=1
117	REG_VDDCT_SET1	NO_TEST=1
117	REG_VDDCT_SREF	NO_TEST=1
92	REG_VIN_SNS_CPU_VDDQ01	NO_TEST=1
88	REG_VIN_SNS_VCCIO	NO_TEST=1
163	REG_VIN_SNS_VDDQ23	NO_TEST=1
163	REG_VIN_SNS_VDDQ23	NO_TEST=1
90	REG_VPP01	NO_TEST=1
90	REG_VPP01_FR	NO_TEST=1
90	REG_VPP01_FB_XW_N	NO_TEST=1
90	REG_VPP01_FB_XW_P	NO_TEST=1
90	REG_VPP01_OCSET	NO_TEST=1
90	REG_VPP01_RTN	NO_TEST=1
90	REG_VPP01_SREF	NO_TEST=1
90	REG_VPP01_VO	NO_TEST=1
91	REG_VPP23_FB	NO_TEST=1
91	REG_VPP23_FB_XW_N	NO_TEST=1
91	REG_VPP23_FB_XW_P	NO_TEST=1
91	REG_VPP23_OCSET	NO_TEST=1
91	REG_VPP23_RTN	NO_TEST=1
91	REG_VPP23_SREF	NO_TEST=1
91	REG_VPP23_VO	NO_TEST=1
119	REG_VSNSR_PVDDR	NO_TEST=1
85	REG_VSNS_CPU_VCCIN_N	NO_TEST=1
85	REG_VSNS_CPU_VCCIN_P_R	NO_TEST=1
88	REG_VSNS_CPU_VCCIO_N	NO_TEST=1
88	REG_VSNS_CPU_VCCIO_P_R	NO_TEST=1
85	REG_VSNS_CPU_VCCSA_N	NO_TEST=1
85	REG_VSNS_CPU_VCCSA_P_R	NO_TEST=1
92	REG_VSNS_CPU_VDDQ01_N	NO_TEST=1
92	REG_VSNS_CPU_VDDQ01_R_P	NO_TEST=1
92	REG_VSNS_CPU_VDDQ23_R_P	NO_TEST=1
119	REG_VSNS_PVDDR	NO_TEST=1
90	REG_VTT01_REFIN	NO_TEST=1
91	REG_VTT23_REFIN	NO_TEST=1
91	SNUB_CPU_VDDQ23_RC	NO_TEST=1
92	SNUB_CPU_VDDQ_01	NO_TEST=1

WIRELESS ANTENNAS

136	50_0_ANT	NO_TEST=1
136	50_0_COM	NO_TEST=1
136	50_A_0_DIPLEXER	NO_TEST=1
136	50_G_0_DIPLEXER	NO_TEST=1
136	50_A_0_MATCH	NO_TEST=1
136	50_G_0_MATCH	NO_TEST=1
136	50_1_ANT	NO_TEST=1
136	50_1_COM	NO_TEST=1
136	50_A_1_DIPLEXER	NO_TEST=1
136	50_G_1_DIPLEXER	NO_TEST=1
136	50_A_1_MATCH	NO_TEST=1
136	50_G_1_MATCH	NO_TEST=1
136	50_2_ANT	NO_TEST=1
136	50_2_COM	NO_TEST=1
136	50_A_2_DIPLEXER	NO_TEST=1
136	50_G_2_DIPLEXER	NO_TEST=1
136	50_A_2_MATCH	NO_TEST=1
136	50_G_2_MATCH	NO_TEST=1
136	50_3_ANT	NO_TEST=1
136	50_3_ANT_IND	NO_TEST=1
136	BT_ONLY_MATCH_IND	NO_TEST=1
165	BT_ONLY_MATCH	NO_TEST=1

SYSTEM VOLTAGE REGULATORS

82	BT	P5V_G3S_SNS_P	NO_TEST=1
82	BT	REG_BOOT_P3V3G3H	NO_TEST=1
82	BT	REG_BOOT_P3V3G3H_RC	NO_TEST=1
82	BT	REG_BOOT_P5VG3S	NO_TEST=1
82	BT	REG_BOOT_P5VG3S_RC	NO_TEST=1
82	BT	REG_LGATE_P3V3G3H	NO_TEST=1
82	BT	REG_LGATE_P5VG3S	NO_TEST=1
82	BT	REG_P3V3G3H_DCR_ISNS_N	NO_TEST=1
82	BT	REG_P3V3G3H_DCR_ISNS_P	NO_TEST=1
82	BT	REG_P3V3G3H_FSET	NO_TEST=1
82	BT	REG_P3V3G3H_ISEN	NO_TEST=1
82	BT	REG_P3V3G3H_OCSET	NO_TEST=1
82	BT	REG_P3V3G3H_VOUT	NO_TEST=1
82	BT	REG_P3V3G3H_VOUT_R	NO_TEST=1
82	BT	REG_P5VG3S_FB	NO_TEST=1
82	BT	REG_P5VG3S_FSET	NO_TEST=1
82	BT	REG_P5VG3S_ISEN	NO_TEST=1
82	BT	REG_P5VG3S_OCSET	NO_TEST=1
82	BT	REG_P5VG3S_VOUT_R	NO_TEST=1
82	BT	REG_PHASE_P3V3G3H	NO_TEST=1
82	BT	REG_PHASE_P3V3G3H_TGR	NO_TEST=1
82	BT	REG_PHASE_P5VG3S	NO_TEST=1
82	BT	REG_SNUBBER_P3V3G3H	NO_TEST=1
82	BT	REG_SNUBBER_P5VG3S	NO_TEST=1
82	BT	REG_UGATE_P3V3G3H	NO_TEST=1
82	BT	REG_UGATE_P5VG3S	NO_TEST=1
82	BT	REG_VTN_U8600	NO_TEST=1
79	BT	REG_SNUBBER_P3V3G3W	NO_TEST=1
79	BT	REG_P3V3G3W_VOUT_R	NO_TEST=1
79	BT	REG_VTN_U8300	NO_TEST=1
79	BT	REG_VCC1_U8300	NO_TEST=1
79	BT	REG_UGATE_P3V3G3W	NO_TEST=1
79	BT	REG_LGATE_P3V3G3W	NO_TEST=1
79	BT	REG_BOOT_P3V3G3W	NO_TEST=1
79	BT	REG_P3V3G3W_ISEN	NO_TEST=1
163	BT	REG_P3V3G3W_VOUT	NO_TEST=1
79	BT	REG_P3V3G3W_FSET	NO_TEST=1
163	BT	REG_P3V3G3W_VOUT	NO_TEST=1
79	BT	REG_P5VG3S_FCCM	NO_TEST=1
79	BT	REG_UGATE_P5VG3S_USBC	NO_TEST=1
79	BT	REG_BOOT_P5VG3S_USBC	NO_TEST=1
79	BT	REG_PHASE_P5VG3S_USBC_TGR	NO_TEST=1
79	BT	REG_LGATE_P5VG3S_USBC	NO_TEST=1
79	BT	REG_P5VG3S_USBC_ISEN	NO_TEST=1
79	BT	REG_P5VG3S_USBC_OCSET	NO_TEST=1
79	BT	REG_P5VG3S_USBC_VOUT	NO_TEST=1
79	BT	REG_P5VG3S_USBC_FSET	NO_TEST=1
79	BT	REG_P5VG3S_USBC_FB	NO_TEST=1
79	BT	REG_BOOT_P5VG3S_USBC_RC	NO_TEST=1
79	BT	REG_P5VG3S_USBC_VOUT_R	NO_TEST=1
79	BT	REG_SNUBBER_P5VG3S_USBC	NO_TEST=1

8		7		6		5		4		3		2		1	
ICT NO TEST <RDAR://30758642>															

ICT "NICE TO HAVE" LIST <RDAR://30758642>

D

C

B

A

D

C

B


A

130	129	BT	AUD_HP_PORT_US_GND	NO_TEST=1
129	128	BT	AUD_LAMP_BOOTLTN	NO_TEST=1
128	127	BT	AUD_LAMP_BOOTLTP	NO_TEST=1
127	126	BT	AUD_LAMP_BOOTLWN	NO_TEST=1
126	125	BT	AUD_LAMP_BOOTLWP	NO_TEST=1
125	124	BT	AUD_LAMP_LT_ADDR	NO_TEST=1
124	123	BT	AUD_LAMP_LW_GVDD	NO_TEST=1
123	122	BT	AUD_LAMP_LW_VCOM	NO_TEST=1
122	121	BT	AUD_LAMP_LW_VREG	NO_TEST=1
121	120	BT	AUD_PWR_EN_	NO_TEST=1
120	119	BT	AUD_RAMP_BOOTRTN	NO_TEST=1
119	118	BT	AUD_RAMP_BOOTRTP	NO_TEST=1
118	117	BT	AUD_RAMP_BOOTRWN	NO_TEST=1
117	116	BT	AUD_RAMP_BOOTRWP	NO_TEST=1
116	115	BT	AUD_SPKR_RTWT_OUT_I_N	NO_TEST=1
115	114	BT	AUD_SPKR_RTWT_OUT_I_P	NO_TEST=1
114	113	BT	AUD_SPKR_RWER_OUT_I_N	NO_TEST=1
113	112	BT	AUD_SPKR_RWER_OUT_I_P	NO_TEST=1
112	111	BT	BKLT_SNSH	NO_TEST=1
111	110	BT	BKLT_SNSP	NO_TEST=1
110	109	BT	BOARD_REV0	NO_TEST=1
109	108	BT	BOARD_REV1	NO_TEST=1
108	107	BT	BOARD_REV2	NO_TEST=1
107	106	BT	BOOT_CONFIG0	NO_TEST=1
106	105	BT	BOOT_CONFIG1	NO_TEST=1
105	104	BT	BOOT_CONFIG2	NO_TEST=1
104	103	BT	BT_ONLY_MATCH	NO_TEST=1
103	102	BT	BT_SF_CLK	NO_TEST=1
102	101	BT	BT_SF_CS_L	NO_TEST=1
101	100	BT	BT_SF_CS_L_R	NO_TEST=1
100	99	BT	BT_SF_HOLD_I	NO_TEST=1
99	98	BT	BT_SF_MISO	NO_TEST=1
98	97	BT	BT_SF_MOST	NO_TEST=1
97	96	BT	BT_SF_WP_L	NO_TEST=1
96	95	BT	CPU_CATERR_R_I	NO_TEST=1
95	94	BT	CPU_ERROR_0_LED	NO_TEST=1
94	93	BT	CPU_ERROR_0_LED_R	NO_TEST=1
93	92	BT	CPU_ERROR_0_Q	NO_TEST=1
92	91	BT	CPU_ERROR_1_LED	NO_TEST=1
91	90	BT	CPU_ERROR_1_LED_R	NO_TEST=1
90	89	BT	CPU_ERROR_1_Q	NO_TEST=1
89	88	BT	CPU_ERROR_2_LED	NO_TEST=1
88	87	BT	CPU_ERROR_2_LED_R	NO_TEST=1
87	86	BT	CPU_ERROR_2_Q	NO_TEST=1
86	85	BT	CPU_ERROR_I_0_R	NO_TEST=1
85	84	BT	CPU_ERROR_L_1_R	NO_TEST=1
84	83	BT	CPU_ERROR_L_2_R	NO_TEST=1
83	82	BT	CPU_FIVR_FAULT_LED	NO_TEST=1
82	81	BT	CPU_FIVR_FAULT_LED_R	NO_TEST=1
81	80	BT	CPU_FIVR_FAULT_R	NO_TEST=1
80	79	BT	CPU_PROCHOT_LED	NO_TEST=1
79	78	BT	CPU_PROCHOT_LED_R	NO_TEST=1
78	77	BT	CPU_PROCHOT_Q	NO_TEST=1
77	76	BT	CPU_PROCHOT_R_I_L	NO_TEST=1
76	75	BT	CPU_THERMTRIP_LED	NO_TEST=1
75	74	BT	CPU_THERMTRIP_LED_R	NO_TEST=1
74	73	BT	CPU_THERMTRIP_I_R	NO_TEST=1
73	72	BT	CPU_THERMTRIP_Q	NO_TEST=1
72	71	BT	DP_XA_AUXCH_C_N	NO_TEST=1
71	70	BT	DP_XA_AUXCH_C_P	NO_TEST=1
70	69	BT	DP_XA_AUXCH_N	NO_TEST=1
69	68	BT	DP_XA_AUXCH_P	NO_TEST=1
68	67	BT	DP_XB_AUXCH_C_N	NO_TEST=1
67	66	BT	DP_XB_AUXCH_C_P	NO_TEST=1
66	65	BT	DP_XB_AUXCH_N	NO_TEST=1
65	64	BT	DP_XB_AUXCH_P	NO_TEST=1
64	63	BT	DP_X_SNK_RBIAS	NO_TEST=1
63	62	BT	DUT_VDD_CPU_I_V0_MON_U	NO_TEST=1
62	61	BT	DUT_VDD_CPU_SENSE_U	NO_TEST=1
61	60	BT	DUT_VDD_SOC_SENSE_U	NO_TEST=1
60	59	BT	ENET_A_CMC_N	NO_TEST=1


59	58	BT	ENET_A_CMC_P	NO_TEST=1
58	57	BT	ENET_A_CT_CONN	NO_TEST=1
57	56	BT	ENET_A_CT_PHY	NO_TEST=1
56	55	BT	ENET_BG_REXT1_R	NO_TEST=1
55	54	BT	ENET_B_CMC_N	NO_TEST=1
54	53	BT	ENET_B_CMC_P	NO_TEST=1
53	52	BT	ENET_B_CT_CONN	NO_TEST=1
52	51	BT	ENET_B_CT_PHY	NO_TEST=1
51	50	BT	ENET_CLKREQ_PCH_I	NO_TEST=1
50	49	BT	ENET_C_CMC_N	NO_TEST=1
49	48	BT	ENET_C_CMC_P	NO_TEST=1
48	47	BT	ENET_C_CT_CONN	NO_TEST=1
47	46	BT	ENET_C_CT_PHY	NO_TEST=1
46	45	BT	ENET_D_CMC_N	NO_TEST=1
45	44	BT	ENET_D_CMC_P	NO_TEST=1
44	43	BT	ENET_D_CT_CONN	NO_TEST=1
43	42	BT	ENET_D_CT_PHY	NO_TEST=1
42	41	BT	ENET_EFUSE_EN	NO_TEST=1
41	40	BT	ENET_MISO_R	NO_TEST=1
40	39	BT	ENET_RG_K12	NO_TEST=1
39	38	BT	ENET_RNC_N9	NO_TEST=1
38	37	BT	ENET_SMB_CLK_R	NO_TEST=1
37	36	BT	ENET_SMB_DAT_R	NO_TEST=1
36	35	BT	ENET_SYNC_1588	NO_TEST=1
35	34	BT	ENET_SYNC_1588_IN	NO_TEST=1
34	33	BT	ENET_SYNC_1588_OUT	NO_TEST=1
33	32	BT	ENET_TSENS_A_N	NO_TEST=1
32	31	BT	ENET_TSENS_A_P	NO_TEST=1
31	30	BT	ENET_TSENS_E_N	NO_TEST=1
30	29	BT	ENET_TSENS_N	NO_TEST=1
29	28	BT	ENET_TSENS_P	NO_TEST=1
28	27	BT	ENET_XTALI	NO_TEST=1
27	26	BT	ENET_XTALO	NO_TEST=1
26	25	BT	ENET_XTALO_R	NO_TEST=1
25	24	BT	ENET_XTAL_SELECT_I	NO_TEST=1
24	23	BT	ESPI_CLK	NO_TEST=1
23	22	BT	ESPI_CLK60M_R	NO_TEST=1
22	21	BT	ESPI_IO_HDR<0>	NO_TEST=1
21	20	BT	ESPI_IO_HDR<1>	NO_TEST=1
20	19	BT	ESPI_IO_HDR<2>	NO_TEST=1
19	18	BT	ESPI_IO_HDR<3>	NO_TEST=1
18	17	BT	ESPI_IO_R<0>	NO_TEST=1
17	16	BT	ESPI_IO_R<1>	NO_TEST=1
16	15	BT	ESPI_IO_R<2>	NO_TEST=1
15	14	BT	ESPI_IO_R<3>	NO_TEST=1
14	13	BT	FBMVDD_ALTV0_R	NO_TEST=1
13	12	BT	FBMVDD_ALTV1_R	NO_TEST=1
12	11	BT	FBP0V8_ALTV0_R	NO_TEST=1
11	10	BT	FBP0V8_ALTV1_R	NO_TEST=1
10	9	BT	FBVDDCI_ALTV0_R	NO_TEST=1
9	8	BT	FBVDDCI_ALTV1_R	NO_TEST=1
8	7	BT	FB_VDDCI_MEM	NO_TEST=1
7	6	BT	FB_VDDCR_HBM	NO_TEST=1
6	5	BT	FB_VDDCR_SOC	NO_TEST=1
5	4	BT	FB_VDDIO_MEM_GPU	NO_TEST=1
4	3	BT	FB_VDDIO_MEM_HBM	NO_TEST=1
3	2	BT	FB_VSS_A	NO_TEST=1
2	1	BT	GND_AUD_DMIC_1_CONN	NO_TEST=1
1	0	BT	GPU_GPIO_14	NO_TEST=1
0	-1	BT	GPU_ISNS_MVDD_N	NO_TEST=1
-1	-2	BT	GPU_ISNS_MVDD_P	NO_TEST=1
-2	-3	BT	GPU_REF_CLK100M_N	NO_TEST=1
-3	-4	BT	GPU_REF_CLK100M_P	NO_TEST=1
-4	-5	BT	HS_MICN	NO_TEST=1
-5	-6	BT	HS_MICP	NO_TEST=1
-6	-7	BT	HS_P3V3_G3W_SSD0_OUT	NO_TEST=1
-7	-8	BT	I2C_CPU_VCCIN_SCL	NO_TEST=1
-8	-9	BT	I2C_CPU_VCCIN_SDA	NO_TEST=1
-9	-10	BT	I2C_SEP_SCL	NO_TEST=1
-10	-11	BT	I2C_SEP_SDA	NO_TEST=1
-11	-12	BT	I2C_TBT_T_RIDGE_SCL	NO_TEST=1
-12	-13	BT	I2C_TBT_X_RIDGE_SCL	NO_TEST=1
-13	-14	BT	I2C_TBT_X_RIDGE_SDA	NO_TEST=1
-14	-15	BT	I2C_VCCIO_SCL	NO_TEST=1
-15	-16	BT	I2C_VCCIO_SDA	NO_TEST=1
-16	-17	BT	I2C_VDDQ01_SCL	NO_TEST=1
-17	-18	BT	I2C_VDDQ01_SDA	NO_TEST=1
-18	-19	BT	I2C_VDDQ23_SCL	NO_TEST=1
-19	-20	BT	I2C_VDDQ23_SDA	NO_TEST=1

44	39	BT	I2S_CODEC_BCLK_R	NO_TEST=1
127	122	BT	I2S_CODEC_BCLK_RR	NO_TEST=1
122	117	BT	I2S_CODEC_D2R_R	NO_TEST=1
117	112	BT	I2S_CODEC_LRCLK_RR	NO_TEST=1
112	107	BT	I2S_CODEC_R2D_R	NO_TEST=1
107	102	BT	I2S_CODEC_R2D_RR	NO_TEST=1
102	97	BT	I2S_SPKRAMP_I_BCLK_R	NO_TEST=1
97	92	BT	I2S_SPKRAMP_I_MCLK_R	NO_TEST=1
92	87	BT	I2S_SPKRAMP_I_R2D_R	NO_TEST=1
87	82	BT	I2S_SPKRAMP_R_BCLK_R	NO_TEST=1
82	77	BT	I2S_SPKRAMP_R_R2D_R	NO_TEST=1
77	72	BT	J5500_PIN_5	NO_TEST=1
72	67	BT	L83_FLYC	NO_TEST=1
67	62	BT	L83_FLYN	NO_TEST=1
62	57	BT	L83_FLYP	NO_TEST=1
57	52	BT	L83_HSBIAS_FILT	NO_TEST=1
52	47	BT	L83_HSBIAS_FILT_REF	NO_TEST=1
47	42	BT	L83_VCP_FILTIN	NO_TEST=1
42	37	BT	LDO_CORE	NO_TEST=1
37	32	BT	LDO_RTC	NO_TEST=1
32	27	BT	LED_CPU_CE	NO_TEST=1
27	22	BT	LED_CPU_CE_Q	NO_TEST=1
22	17	BT	LED_CPU_CE_R	NO_TEST=1
17	12	BT	LED_DDR	NO_TEST=1
12	7	BT	LED_DDR_R	NO_TEST=1
7	2	BT	LED_ENET_EN_R	NO_TEST=1
2	-3	BT	LED_G3S	NO_TEST=1
-3	-8	BT	LED_G3S_R	NO_TEST=1
-8	-13	BT	LED_G3W	NO_TEST=1
-13	-18	BT	LED_G3W_R	NO_TEST=1
-18	-23	BT	LED_GPU_TT	NO_TEST=1
-23	-28	BT	LED_GPU_TT_Q	NO_TEST=1
-28	-33	BT	LED_GPU_TT_R	NO_TEST=1
-33	-38	BT	LED_MAIN	NO_TEST=1
-38	-43	BT	LED_MAIN_R	NO_TEST=1
-43	-48	BT	LED_PM_TT	NO_TEST=1
-48	-53	BT	LED_PM_TT_Q	NO_TEST=1
-53	-58	BT	LED_PM_TT_R	NO_TEST=1
-58	-63	BT	LED_S0_RUN	NO_TEST=1
-63	-68	BT	LED_S0_RUN_R	NO_TEST=1
-68	-73	BT	LED_S2R	NO_TEST=1
-73	-78	BT	LED_S2R_R	NO_TEST=1
-78	-83	BT	LED_SMC_PH	NO_TEST=1
-83	-88	BT	LED_SMC_PH_Q	NO_TEST=1
-88	-93	BT	LED_SMC_PH_R	NO_TEST=1
-93	-98	BT	LED_SOCHOT	NO_TEST=1
-98	-103	BT	LED_SOCHOT_Q	NO_TEST=1
-103	-108	BT	LED_SOCHOT_R	NO_TEST=1
-108	-113	BT	LED_SOC_DFU	NO_TEST=1
-113	-118	BT	LED_SOC_DFU_R	NO_TEST=1
-118	-123	BT	LED_TBT_EN_R	NO_TEST=1
-123	-128	BT	LED_VCCIO	NO_TEST=1
-128	-133	BT	LED_VCCIO_R	NO_TEST=1
-133	-138	BT	MIPI_AIN	NO_TEST=1
-138	-143	BT	MIPI_AIP	NO_TEST=1
-143	-148	BT	MIPI_BIN	NO_TEST=1
-148	-153	BT	MIPI_BIP	NO_TEST=1
-153	-158	BT	MIPI_FTCAM_CLK_N	NO_TEST=1
-158	-163	BT	MIPI_FTCAM_CLK_P	NO_TEST=1
-163	-168	BT	MIPI_FTCAM_C_CLK_N	NO_TEST=1
-168	-173	BT	MIPI_FTCAM_C_CLK_P	NO_TEST=1
-173	-178	BT	MIPI_FTCAM_C_DATA_N<0>	NO_TEST=1
-178	-183	BT	MIPI_FTCAM_C_DATA_N<1>	NO_TEST=1
-183	-188	BT	MIPI_FTCAM_C_DATA_P<0>	NO_TEST=1
-188	-193	BT	MIPI_FTCAM_C_DATA_P<1>	NO_TEST=1
-193	-198	BT	MIPI_FTCAM_DATA_N<0>	NO_TEST=1
-198	-203	BT	MIPI_FTCAM_DATA_N<1>	NO_TEST=1
-203	-208	BT	MIPI_FTCAM_DATA_P<0>	NO_TEST=1
-208	-213	BT	MIPI_FTCAM_DATA_P<1>	NO_TEST=1
-213	-218	BT	MIPI_LED_A	NO_TEST=1
-218	-223	BT	MIPI_LED_K	NO_TEST=1
-223	-228	BT	MIPI_SW_BYP0	NO_TEST=1
-228	-233	BT	MIPI_SW_BYP1	NO_TEST=1
-233	-238	BT	MIPI_SW_BYP2	NO_TEST=1
-238	-243	BT	MIPI_SW_BYP3	NO_TEST=1
-243	-248	BT	MIPI_SW_BYP4	NO_TEST=1
-248	-253	BT	MIPI_SW_BYP5	NO_TEST=1
-253	-258	BT	MIPI_SW_G0	NO_TEST=1
-258	-263	BT	MIPI_SW_G1	NO_TEST=1

51	46	BT	MIPI_SW_G2	NO_TEST=1
46	41	BT	MIPI_SW_G3	NO_TEST=1
41	36	BT	MIPI_SW_G4	NO_TEST=1
36	31	BT	MIPI_SW_G5	NO_TEST=1
31	26	BT	P0V82SLPDDR_FB_ALT	NO_TEST=1
26	21	BT	P1V0_PCH_CORE_S5_FB_ALT	NO_TEST=1
21	16	BT	P1V1SLPDDR_RAMP	NO_TEST=1
16	11	BT	P3V3S5_RAMP	NO_TEST=1
11	6	BT	P3V3_G3S_CT	NO_TEST=1
6	1	BT	PCH_BT_ROM_BOOT_ISO	NO_TEST=1
1	-4	BT	PCH_CLK32K_RTCX1_OSC	NO_TEST=1
-4	-9	BT	PCH_CLK32K_RTCX1_R	NO_TEST=1
-9	-14	BT	PCH_CLK32K_RTCX2_OSC	NO_TEST=1
-14	-19	BT	PCH_CLK32K_RTCX2_R	NO_TEST=1
-19	-24	BT	PCH_DIFFCLK_BIASREF	NO_TEST=1
-24	-29	BT	PCH_GPD_0_FET	NO_TEST=1
-29	-34	BT	PCH_INTRUDER_I	NO_TEST=1
-34	-39	BT	PCH_SUSACK_I	NO_TEST=1
-39	-44	BT	PCH_UART2_CTS_I	NO_TEST=1
-44	-49	BT	PCH_USB2_ID	NO_TEST=1
-49	-54	BT	PCH_USB_VBUSSENSE	NO_TEST=1
-54	-59	BT	PCH_XTAL24_IN	NO_TEST=1
-59	-64	BT	PCH_XTAL24_IN_R	NO_TEST=1
-64	-69	BT	PCH_XTAL24_OUT	NO_TEST=1
-69	-74	BT	PCH_XTAL24_OUT_R	NO_TEST=1
-74	-79	BT	PDM_DMIC_CLK0_R	NO_TEST=1
-79	-84	BT	PDM_DMIC_CLK1_R	NO_TEST=1
-84	-89	BT	PD_PCH_GPP_I0	NO_TEST=1
-89	-94	BT	PD_PCH_GPP_I1	NO_TEST=1
-94	-99	BT	PD_PCH_GPP_I2	NO_TEST=1
-99	-104	BT	PD_PCH_GPP_I4	NO_TEST=1
-104	-109	BT	PEG_CLKREQ_PCH_I	NO_TEST=1
-109	-114	BT	PI/T_RESET_I_LED	NO_TEST=1
-114	-119	BT	PI/T_RESET_I_LED_R	NO_TEST=1
-119	-124	BT	PI/T_RST_BUF_ENET_I	NO_TEST=1
-124	-129	BT	PI/T_RST_BUF_CPU_I	NO_TEST=1
-129	-134	BT	PI/T_RST_BUF_SD_I	NO_TEST=1
-134	-139	BT	PI/T_RST_BUF_TBT_T_I	NO_TEST=1
-139	-144	BT	PI/T_RST_BUF_TBT_X_I	NO_TEST=1



PAGE TITLE		
DESENSE 1		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	250 OF 255
	SHEET	168 OF 171



Apple Inc.



BOM_COST_GROUP=DESENSE

PAGE TITLE		
DESENSE 3		
 Apple Inc.	DRAWING NUMBER	051-01649
	REVISION	6.21.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	252 OF 255
	SHEET	170 OF 171

